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 Microelectromechanical systems (MEMS) resonators on Si have the potential to 
replace the discrete passive components in a power converter. The main intention of this 
dissertation is to present a ring-shaped aluminum nitride (AlN) piezoelectric 
microresonator that can be used as an energy-transferring device to replace 
inductors/capacitors in low power resonant converters for biomedical applications in 
Autonomous Microsystems. The zero voltage switching (ZVS) condition for a series 
resonant converter incorporating the proposed MEMS resonator has been presented 
analytically and verified through experiment.  This ZVS condition can be found in terms 
of the equivalent circuit parameters of the resonator. To the best of my knowledge, a ZVS 
model for thin film devices has not yet been reported in the literature. A CMOS-
compatible fabrication process has been proposed and implemented. In addition, the 
fabricated devices have been characterized, and experimental results are included.  The 
first contour mode AlN MEMS resonator with moderately low resonant frequency and 
motional resistance is reported in this dissertation with measured resonant frequency and 
motional resistance of 87.28 MHz and 36.728 Ω, respectively. The first part of this 
dissertation discusses the feasibility of a PV powered autonomous microsystem. The 
reliability, efficiency, and controllability of PV power systems can be increased by 




In order to achieve more insight of the macro or surface electronics, a novel 
fabrication process along with experimental results has been presented in this dissertation 
demonstrating the integration of PV cells and major components needed to build a power 
converter on the same substrate/wafer. Because of the cell level power conversion, PV 
panels constructed from these cells are likely to be immune to partial shading and hot-
spot effects. The effect of light exposure on converter switches has been analyzed to 
understand the converter behavior at various illumination levels. Simulation and 
experimental results have been provided to support this analysis. In addition to the 
process-related challenges and issues, this work explains the justification of this 
integration by achieving higher reliability, portability, and complete modular construction 
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The demand for miniaturized autonomous microsystems is increasing for different 
sensing and monitoring applications. In many applications it is necessary to measure 
sensor values and then control the actuators accordingly and to interact between 
different systems (sense/decide/act/communicate) [1]. Hence, autonomous 
Microsystems are active topics for research.  Microbatteries are the conventional way of 
providing energy to these systems. Contemporary batteries can only supply little total 
energy (~1–3 J/mm3) until they run out in 1–3 years. The fabrication of thin film 
microbatteries requires nonstandard materials and processes [2]. Furthermore, the 
replacement of these batteries after a certain period becomes another issue. Therefore, 
the topic of power harvesting is increasingly considered as a key point to the 
development of autonomous Microsystems [3]. Continuously operated electronic 
circuits were reported to draw power less than 1µW/mm
2
, which can be lowered by 
running at a low duty cycle. Autonomous devices that are self-powered over their full 
lifetime by extracting energy from the ambient are crucial for applications such as 
intelligence, active security, or health monitoring purposes [4]. There are few 
technological challenges for the implementation of autonomous Microsystems. The 
biggest one is to harvest energy and increase the total efficiency of the system. 
2 
 
This efficiency is divided into the efficiency of the source itself limited by the 
physical principles and power electronic circuits’ efficiency. These Microsystems 
incorporate energy sources and energy storage as well as energy management, sensing, 
and communications circuits. Solar energy harvesting is a potential energy source for 
autonomous Microsystems [5]. Energy management circuits are necessary to deliver 
maximum power to different loads in different lighting conditions. Integration of solar 
cell on a chip by ―above-IC‖ complementary metal oxide semiconductor (CMOS) 
postprocessing has been reported in the literature [6], [7]. This integration should not 
compromise CMOS performance. However, extra processing steps are necessary. 
Interestingly, the fabrication process of a solar cell is mature and very much compatible 
with CMOS processes. Therefore, it is possible to integrate the power electronic circuit 
on the same die of a solar cell using the same fabrication process, and this can be used for 
powering the autonomous Microsystems.   
In general, a switching power electronic converter/circuit contains power and control 
inputs and power output. The input raw power is processed according to the control input, 
and conditioned output power is produced. Efficiency is the key metric parameter while 
designing a power converter. Typical components of a power electronic converter include 
resistive elements, capacitive elements, magnetic devices (inductors and transformers), 
and semiconductor devices operated mainly in switched mode. Capacitors and magnetic 
devices are essential parts of a power converter because ideally they should not consume 
power. For the same reason, semiconductor devices are operated as switches—either  ON 
with substantial current with a very small voltage drop or OFF with a substantial voltage 





A periodic switching pattern creates rectangular voltage or current waveforms, which 
needed to be filtered to obtain a DC output. An RC filter is not an option due to losses, so 
an LC filter is used. One way to think about the roles of the passive reactive components 
is that they store energy on time scales similar to the switching period. Therefore, the 
energy that must be stored in the passive components is inversely proportional to 
frequency 0. Therefore, the increment of the switching frequency in order to reduce the 
size of passive components has played a key role in the advancement of power 
electronics. 
 
1.1 Recent Trend in Power Supply Design 
Consumers of electronic product have become accustomed to miniaturization and 
increased levels of functional integration in electronic devices. Cell phones are not 
simply a device with basic call capability with a monochrome display but a feature-rich 
computer with GPS, Internet connectivity, PDA functionality, cameras, music players, 
and high-resolution touch screens. The age old printed circuit board based power supply 
technology has been impacted by this continuous integration in recent times. A 
tremendous amount of research is going on to reduce the area and volume occupied by 
the power converters. Therefore, the converters can be designed for space-constrained 
and miniaturized applications. Integrating components may provide higher reliability. 
This can reduce assembly and inventory costs also. 
Research advances in semiconductors, magnetics, capacitors, and packaging 
technologies are driving these integrated solutions of power converters. The following are 






 Power Supply in Package (PSiP) – Separate ICs (switch drivers, controller) within 
the same package with external (off chip) inductors. 
 Power IC: Switch drivers, switches, and control circuits on a single chip with 
external (off chip) inductors. 
 Power Supply on a Chip (PwrSoC) – Switch drivers, switches, and control circuits 
on a single chip with integrated (on chip) inductors. 
Fig. 1.1 shows the envisioned evolution of the power converter from discrete ―power 
supply on printed circuit board (PCB)‖ solutions to the PwrSoC technology. PSiP and 
power ICs technologies are very similar technologies, where the later is suitable for only 
low power converters (<10 W). The integration of controllers and switch drivers is not 
feasible for high power converters because the chips are fabricated in different voltage 
processes (i.e., the controllers are fabricated on a low-voltage process, and the switch 
drivers are fabricated on a high voltage process). Therefore, PSiP is the suitable 
technology for higher power. Vicor manufactures many high power converters with PSiP 
technology. 
Many companies such as Enpirion, Fuji, Micrel, National Semiconductor, and TI 
have been manufacturing products with PSiP and Power IC technology. Enpirion [10] 
and Micrel [11] copackaged the inductor in a plastic encapsulated package on the same 
lead frame as the adjacent PMIC. On the other hand, Fuji [12] and National 
Semiconductor [13]  used ceramic ferrite inductor, which acts as a chip scale substrate on 
which the PMIC is mounted. 3-D stacked PSiP technology has been demonstrated by TI 





Interestingly, there is no commercial product demonstrating the PwrSoC technology 
to date. This technology is still in the research phase. Only a few articles [23]–[29] have 
reported the true PwrSoC where the air core inductors are monolithically integrated with 
the power IC. The switching frequencies of these converters are greater than 50 MHz; 
thus the air core inductor is sufficient for the power conversion. Obviously, inductance 
density of air core is much lower than the conventional ferrite core transformer. 
The main focus of research towards PwrSoC is on integrating the inductor. Many 
articles have been published on this integration and are well summarized in [30]–[31]. 
The performance of these inductors is analyzed in [32]–[33]. Different magnetic 
materials such as Co–Zr–Ta, Ni–Fe, etc., have been investigated for this purpose. In 
addition, a number of coil and winding geometries such as spiral, stripe, toroidal, 
solenoid, etc., have been investigated as well. In this regard, a completely different device 
such as a thin film piezoelectric resonator has been considered as a potential candidate in 
this dissertation as a replacement for on-chip inductors in power conversion applications.  
 
1.2 Piezoelectric MEMS Resonator 
Advances in MEMS design and fabrication enabled growth of piezoelectric 
resonators span a frequency range from 10s to 100s of MHz on a single substrate. A 
mechanical motion is produced in the piezoelectric layer when a RF signal is applied 
across the device. The fundamental resonance is observed when the thickness of the film 
is equivalent to half the wavelength of the RF signal. Therefore, 
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where E, p, d, and v are the elastic constant, density, thickness, and acoustic velocity of 
the film, and f is the resonant frequency of the resonator [34]. The quality factor of the 
microresonator is significantly higher than the discrete L-C resonators and ceramic 
resonators [35]. 
These resonators are attractive as an on-chip resonator for different reasons: 
 Compatibility of thin film devices with silicon and silicon processes. 
 The acoustic and electrical properties of piezoelectric material (such as AlN and 
ZnO) are very attractive. 
 The plate capacitor of the device ensures good performance against electrostatic 
discharge (ESD) and electromagnetic interference (EMI) compared to discrete L-
C resonators. 
 
1.3 Outline of Thesis 
The dissertation is organized in the following chapters. 
In Chapter 2, a literature review on macroelectronics or surface electronics is given at 
the beginning, followed by a literature review on integrating discrete components such as 
inductors, capacitors, field effect transistors (FET) etc., on-chip is given. A literature 
review on existing embedded power converters is also given in Chapter 2. The proposed 
CMOS compatible process to integrate MOS switches, capacitors, and diodes on the 





power-conditioning circuit, PV powered autonomous Microsystems can be constructed 
using the proposed process. Simulation results of the proposed process are included in 
Chapter 2 also. 
In Chapter 3, the advantages of the embedded power converter for PV power 
generation is discussed. Challenges to address for the proposed integration are also 
described in that chapter.  
 The proposed process is implemented and the experimental results are shown in 
Chapter 4. The characteristics of different components are depicted first followed by the 
performance of an embedded power converter for PV power generation. Light generated 
effects on the FETs are included at the end of Chapter 4. 
As described earlier, inductive components are mandatory to achieve dynamic 
voltage scaling, and this dynamic voltage scaling is an essential feature for a renewable 
energy harvesting system. A piezoelectric microresonator on Si is proposed in Chapter 5 
to replace the on-chip inductor for power converters. Brief discussions about the 
operating principles and characteristics of the proposed MEMS resonator vibrating in 
contour mode are provided. A literature review on utilization of piezoelectric devices 
such as bulk piezoelectric transformers in power conversion is described in Chapter 5 
also.  
The detailed fabrication process of the contour mode piezoelectric AlN MEMS 
resonator on Si is described in Chapter 6. The fabricated devices have been characterized 
and the experimental results are provided in this chapter also. 
The feasibility of using this MEMS device in a series-resonant converter is discussed 





achieved using this device, and a state space model for this ZVS condition is provided in 
Chapter 7 also with experimental validation. An analysis of the efficiency of the device in 
the same converter is performed as well. Finally, the superior electromagnetic 
interference (EMI) performance of the device is proved through experimental results at 
the end of Chapter 7. 
Finally, Chapter 8 summarizes the work presented in this dissertation. Future 
directions of the MEMS resonator based embedded power converter research are also 
provided in the final chapter      
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Fig. 1.1: Vision for evolution of PwrSoC technology (Courtesy of Mathuna et al. © 






MONOLITHICALLY EMBEDDED POWER CONVERTERS  
FOR PV POWER GENERATION 
 
The use of large area electronics or macroelectronics is a relatively recent idea. 
However, significant work has been done to integrate the display driver circuitry on the 
same substrate with the display itself used in large screen TV monitors. Therefore, there 
exist many success stories in the literature in this regard [1]. On the other hand, electronic 
components such as power semiconductor switches, resistors, capacitors, inductors, and 
other passive elements have been used in the form of discrete components on printed 
circuit boards (PCB) for several decades. However, the amount of work to integrate these 
components on the wafer level using custom fabrication processes is insignificant. 
Therefore integration of components in this form can significantly reduce space and 
weight compared to standard printed circuit board approaches.  
Conventional discrete electronic circuits may not be the most suitable for spreading 
the components over a large area in order to monitor and address the partial shading 
problems in a PV system. In addition, surface electronics could be used to address several 
major failures such as the partial shading, formation of hotspots, bypass diode failure, 





Other than power electronics, several other research areas such as X ray imaging, 
solid state lighting with integrated driver circuitry, intelligent smart grid, medical 
application such as ―sensitive skins‖ [2], etc., require the use of planar electronics. 
Fabrication challenges in these areas have not been properly addressed using traditional 
Si CMOS microelectronics. Several other reports have been found on the Department of 
Defense’s (DOD) project of macroelectronics to improve the mission capability of 
unmanned aerial vehicles (UAVs). To address additional communication in UAV 
avionics, it needs to incorporate flexible plastics antennas with flexible active circuitry 
such as low-noise amplifiers (LNAs), RF switches, and digital control circuits.  
Some of the macroelectronics projects of NASA include solar sails (kilometer wide 
light membrane of solar cells) with integrated sensors for health monitoring and 
reshaping the sail. Therefore it is beneficial to integrate sensors and control circuits with 
the membrane in order to reduce weight and achieve additional features. The idea of 
macroelectronics can be used with renewable energy sources by integrating the power 
converter circuit on the same wafer/substrate used to build the solar energy harvesting 
devices. Unfortunately, no previous work has been found in the literature on this 
application of macroelectronics. The concept of an on-die power conversion unit is 
becoming more prevalent in microprocessors. Although DC-DC converters have been 
monolithically fabricated for low-power applications, no attempts have been made to use 
them in the embedded fashion for PV power generation in critical applications such as in 
battlefield or scientific expedition. Recently, PV cells have been widely utilized to power 
wireless sensor network (WSNs) and autonomous microsystems for biomedical 




generating power on chip. The limited power generated by the embedded PV cell could 
be sufficient for circuits designed especially for low-power operation leading to 
autonomous microsystem.   
 
2.1 Existing Microfabrication Processing for On-Chip  
Components: A Literature Review     
2.1.1 Silicon Processing for PV Fabrication  
Today’s PV production is dominated by Crystalline silicon (c-Si) based technologies 
[6]. Single crystal (SC-Si) technologies have several advantages such as i) an established 
technology base, ii) superior material quality, and iii) improved efficiency and stability 
over the two other conventional solutions (thin film and polycrystalline). For integration 
purposes, SC-Si technologies must be explored first. The individual components of grid 
tied inverters (MOSFETs, diodes, inductors, and capacitors) have already been fabricated 
on the c-Si wafer to implement power processing units inside microprocessors. 
Moreover, the efficiency of cells made from SC-Si is higher than that of all multi-
crystalline and thin film solar cells (those have been developed so far) [6] by a significant 
amount, and solar cells with efficiency of 20%–26% on commercialized Czochralski (Cz) 
wafers have been reported.  
The main disadvantage of SC-Si is the higher fabrication cost compared to 
multicrystalline and thin film solar cells [6], and this additional cost can be justified if the 
combination of the cell and the power processing unit could achieve an extended lifespan. 
Moreover, SC-Si based solar cells require the smallest footprint for a certain power level, 




as in a battlefield. 
 
2.1.2 Silicon Processing for Circuit Components Fabrication  
In general, a typical power converter may have six different kinds of active and 
passive components. These components are 1) capacitor, 2) power switch, 3) inductor, 4) 
diode, 5) resistor, and 6) any integrated circuits for gate driving and control. The 
following paragraphs explain how these components could be accommodated on Si using 
the same process.  
 
2.1.2.1 Capacitors  
There are many known techniques to form capacitance on Si. The electrolytic 
capacitor used at the DC bus of the inverter can be replaced by a metal-silicon 
capacitance with an internal SiO2 layer. Using a conventional 0.35 μm CMOS foundry 
process, it is possible to grow polydiffusion capacitance of about 5 nF/mm
2
 with an oxide 
thickness of 5–10 nm [7]. Making high aspect ratio pores in Si by deep reactive ion 
etching (DRIE), 30 nF/mm
2
 capacitance can be realized with standard insulator 
(SiO2/Si3N4) [8]. Moreover, insulators with high a dielectric constant (Al2O3) can 
produce very high capacitance (440 nF/ mm
2
) while fabricating higher aspect ratio pores 
[9]. MIM (metal- insulator-metal) capacitance is promising to give the highest 








Commercially available power MOSFETs are trench MOSFETs. A detailed literature 
study reveals various techniques for trench MOSFET fabrication [12]–[14]. Reference 
[14] shows good process steps that can be easily integrated with the power diode. 
 
2.1.2.3 Inductor 
The idea of ―power supply on chip‖ or ―system on chip‖ for high power conversion is 
a relatively recent idea. However, no single on-chip power converter has been reported in 
literature yet offering high efficiency and adjustable conversion ratio [15] at the same 
time. Switched capacitor integrated voltage regulators (IVR) can provide high 
efficiencies at reasonable current densities; however, achieving dynamic conversion ratio 
is very challenging with switched capacitor IVRs [15], [16]. Switched inductors 
converters (such as a buck converter) can provide high efficiency and high current 
density, as well as offer a continuous range of conversion. The bottleneck of this 
switched inductor IVR is the integration of power inductors [17], [18] on silicon.  
Very recently, on chip inductors having spiral geometry and fabricated without 
magnetic materials exhibit inductances ranging from 1–10 nH. The densities of these 
inductors are lower than 100 nH/mm
2
, occupying a large substrate area. To fabricate a 
magnetic film that is compatible with standard CMOS processing technology is a 
challenging task. The magnetic material should have high temperature stability, a good 
deposition and etching technique, and compatibility with Si technology. Moreover, 
increasing inductance typically involves increasing the magnetic film thickness, which in 




The high quality factor inductors seem to have lower inductance density too. 
Therefore, significant research is still in place to design on-chip inductors with a high 
quality factor and small footprint. Different magnetic materials such as Co–Zr–Ta, Ni–
Fe, etc., have been investigated for this purpose. In addition, a number of coil and 
winding geometries such as spiral, stripe, toroidal, solenoid, etc., have been investigated 
as well.  
 
2.1.3 Si or SiC/GaN: Choice of Materials 
Some of the favorable features of the wide band gap materials such as GaN and SiC 
are order of magnitude higher electrical field and  three to five times higher thermal 
conductivity, higher breakdown voltage, higher doping density, and carrier lifetime. 
These properties contribute to the following reasoning: high Si–C bond strength 
facilitates towards higher breakdown voltage; due to high bandgap, higher temperature is 
needed to transfer carriers from valance to conduction band giving high-temperature 
withstanding capability. In addition, reduced carrier lifetime leads to faster switching 
capability [21].  
However, the mass development of these devices is still limited by difficulties in 
crystal growth and material properties. The SiC wafers suffer from major impurities 
known as micropipes. A significant amount of research was conducted to reduce the 
density of these defects from hundreds per cm
2
 to only a few per cm
2 
or even a few per 
wafer depending on the cost. SiC power diodes are available from Cree, Infineon for a 
decade.  




add a significant value. A slight increase in efficiency may not be attractive if the cost is 
very high. However, reliability at high temperatures can be the decisive factor only if the 
SiC/GaN devices can overcome the prevalent cost issues [22]. SiC/GaN devices seem to 
be more suitable in renewable energy sectors or in harsh environments, like in space, 
given that the slight increase in efficiency and high temperature operation can be justified 
as cost increases.  
Other than a slight increase in efficiency and power density, SiC/GaN cannot offer 
any other favorable features compared to those of Si devices. However, for high 
power/voltage DC-DC converters such as in accelerators or pulsed power converters for 
medical systems where a high output voltage is required, SiC/GaN devices can offer a big 
improvement. In addition, the recent adoption of micro-/nanogrid would be highly 
unrealistic without the high voltage, high temperature, and low footprint capability 
offered by the SiC/GaN devices. Therefore, it is apparent that SiC/GaN can go a long 
way for high power and high voltage operation even considering the higher cost.  
In the embedded PV research, the converters are supposed to handle low power as 
well as low voltage. For low voltage applications, the higher cost incurred by the SiC or 
GaN devices may not be justified, although other advantages are present. Moreover, the 
technology to fabricate defect free SiC/GaN is still not mature and therefore, it is a 
natural choice to investigate the integration capability of Si devices as they use a very 







2.1.4 Existing Monolithic Power Converter Solutions 
The concept of an on-die power conversion unit is becoming more prevalent in 
microprocessors. However, the power-handling capability of these converters is relatively 
small, and the same concept could be used in order to design larger converters for 
photovoltaic applications. Although DC-DC converters have been monolithically 
fabricated for low-power applications, no attempts have been made to use them in the 
embedded fashion for PV power generation. In the CMOS process, a linear regulator 
(LR) could be considered as an excellent candidate because of magnetic-element-free 
operation. However, linear regulators suffer from an inferior efficiency profile, and these 
designs do not achieve dynamic voltage regulation. In order to overcome this limited 
efficiency barrier, switched-capacitor (SC) DC-DC converters have been proposed in the 
literature [23], [24]. The major limitation of many SC converters is the inability to 
produce the necessary variable conversion ratio (CR). Reference [25] presents an 
improved SC DC-DC converter with controllable CR, which was implemented using 
multiple pumping capacitors.  
 
2.2 Fabrication 
Power converter circuits either use capacitors or inductors to transfer energy. Due to 
the fabrication complexity involved with inductors [7] and substantial development of 
on-die Si-capacitors [7]–[9], SC circuits are considered to be the most suitable candidate 
for embedded PV power converters.  Switched capacitor converters are also being used in 
the PV converters [26], [27] in recent days. The feasibility of maximum power point 




power SC DC-DC converter is used to charge a battery is presented in [27]. In this 
regard, a CMOS compatible process was proposed by the authors to fabricate converter 
components along with the PV cells on the same die (Table 2.1). The process steps are 
depicted in Fig. 2.1. If the converter is integrated only for a few cells, converters 
constructed from CMOS switches could easily withstand the low voltage and current 
stress. Moreover, fabrication of several low power converters will not be an issue as the 
process is compatible with standard CMOS process, and the feasibility of the 
implementation of these low power converters can be found in [28]. 
 
2.3 Justification of the Proposed Device Architecture 
In the standard CMOS process, there are four possible structures of an MOS switch. 
An NMOS fabricated on the p-substrate is shown in Fig. 2.2a. The P side (anode) of a p-n 
junction PV cell typically has a higher biasing voltage than the n side (cathode). In 
CMOS circuits, the p-n junction between the source/drain and substrate is reverse-biased; 
therefore, no current flows through the substrate. If the device structure of Fig. 2.2a is 
chosen, source/drain of NMOS always needs to have a higher voltage compared to the p-
substrate (anode of PV cell), which is not feasible because two sources needed to be 
connected to the cathode of the PV cells to form an H-bridge. Also, a higher threshold 
voltage will be necessary because the substrate (anode of the PV cell) voltage is not set to 
zero.  
PMOS on the p-substrate structure is shown in Fig. 2.2b. The same issue discussed in 
the previous paragraph exists here as well; the n-well/body needs to be at higher potential 




voltage bus of the chip. However, p-type transistors are not optimum for power converter 
circuits due to lower mobility issues.  
The third structure is PMOS on the n-substrate (Fig. 2.2c). As the n-substrate is the 
cathode of the PV cell, it will be the ground (GND) terminal of each segments of the 
multilevel inverter. Therefore, negative voltage will be necessary to turn on these 
switches, which is not trivial for integrated circuits.  
Based on the above phenomenon, NMOS on n-substrate was the best option for the 
embedded power converter for the AC solar cell (Fig. 2.2d). In this structure, the body 
terminal is not connected with the source, meaning the NMOS has four terminals—gate, 
drain, source and body unlike conventional three terminal devices. P well or body 
terminal can be tied with the n-substrate or the cathode (GND) of PV cells, in order to 
make sure this diode will not conduct. Therefore, the drains and sources can be connected 
to various other devices without any apparent issues.  
In addition, simplified gate drivers could be used by virtue of the four terminal 
structure.  The gate pulse applied to the device will be referenced to the GND of one 
segments of the multilevel inverter. Because the body or the well of each of these devices 
is connected to this GND (n-substrate), NMOS will function properly without the need of 
any complex gate drive circuits, making power processing simpler. The drawback of this 
structure is that commercial CMOS foundries like MOSIS or X-FAB do not offer this 
structure; however, Fig. 2.2a and Fig. 2.2b are available commercially because these 
structures can be used to make complex circuits with only two supply voltages (5 V and 0 
V). Therefore, by designing a new fabrication process, Fig. 2.2d can be considered as the 




2.4 Simulation Results 
The simplified process described in the previous section has been implemented in the 
ATHENA [29] process simulator, and the fabricated device characteristics have been 
obtained using the ATLAS [30] device simulator. These characteristics have been shown 
in Fig. 2.3. The integrated PV cell has a fill factor of 76%, and the efficiency is found to 
be 14%. The Atlas software takes a significant amount of time to generate simulation 
results due to the complexity of the device. In order to reduce simulation time, the Si 
substrate was considered only 12 µm thick, which is very thin to absorb light properly. 
Therefore, the open circuit voltage, current density, and efficiency are found to be lower 
than usual (Fig. 2.3a). The simulated value of the metal polycapacitor was 4 nF/mm
2
, and 
the MOSFET’s threshold voltage and breakdown voltage were achieved as 0.75 V and 9 
V, respectively (Fig. 2.3b & 2.3c).  
The boosting operation of the embedded MMCCC power converter is illustrated in 
Fig. 2.4—the input was a PV cell with constant illumination and output load was 25 Ω. 
This entire converter was fabricated in the ATHENA process simulator and simulated in 
Smart Spice of Silvaco, and the simulation results are shown in Fig. 2.5 
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Table 2.1: Processing steps to integrate CMOS devices with PV cells 
 
1.  Using an Oxide mask, Boron diffusion (doping density about 2x1017 cm-3) 
through ion implantation (120 keV) is carried out to create a 0.8 μm deep 
p-type body region (p-well) as well as an anode region for PV (Fig. 2.1a). 
2.  The second oxide mask blocked the region for the PV cell and opened up 
the area for the active region (Fig. 2.1b) 
3.  10 nm of gate oxide are grown thermally. 1000 nm of polysilicon is 
deposited by the low pressure chemical vapor deposition (LPCVD)  
process. This polysilicon layer was patterned to open areas for source and 
drain (third mask). The remaining polysilicon layer acts as a gate as well 
as one electrode of the capacitor (Fig. 2.1c) 
4.  Ion implantation is carried out to form n+ source region and n+ drain 




, 80 keV) (Fig. 
2.1c). The polysilicon layer also gets doped to reduce its resistivity. 
5.  A 500 nm thick intermetal oxide layer is deposited by the LPCVD 
process. The fourth mask is used to open windows in the inter-metal 
dielectric film for contacts. A Ti/Al layer (0.4–0.8 μm) is deposited by 
the sputtering process. Patterning of Al (fifth lithographic step) is done to 
separate gate, capacitor’s upper and lower electrodes, source, drain, and 
emitter (of solar cell). 
6.  The next mask opens up the area for bond pads, and the final mask is 
used to pattern them. In this way, six pads are created for six terminals—        
gate, capacitor’s upper and lower electrodes, source, drain, and emitter 
(of solar cell). 
7.  A metal stack is deposited on the back surface to create the contact for 
the base of the solar cell (Fig. 2.1d). A metal stack consists of a thin Ti 
film, a thin Ni barrier layer, and a thick Al layer. This stack functions as a 















Fig. 2.1: Key processing steps for fabricating MOSFETs, capacitors with the PV 
cells (cross-sections are not drawn to the scale) (a) p body and PV cell's anode 
formation, (b) Mask 2, active region for MOSFET, (c) polysilicon patterning and 
source-drain implantation, (d) complete device cross-section. 
 
    
                



































Fig. 2.2: Tentative MOS switch structures for the proposed integration (a) NMOS 











Fig. 2.3: Characteristics of the PV cell and MOSFET for the proposed processes (a) I-
V characteristics of the PV cell, (b) threshold voltage characteristics, (c) breakdown 
































Fig. 2.4: Schematic diagram of a 2-level MMCCC used in Smart Spice. 
 
















FEATURES AND CHALLENGES IN MONOLITHICALLY  
EMBEDDED POWER CONVERTERS FOR PV  
POWER GENERATION 
 
Lately, AC photovoltaic modules have been introduced with the power converter 
integrated at the back of the panel. [1]. In general, these circuits use several electrolytic 
capacitors and discrete semiconductor devices to realize the power conversion stages. 
Large electrolytic capacitors used for energy decoupling are known to be the weakest link 
in these power converter circuits [2]–[4].  When the ambient temperature is substantial, 
these electrolytic capacitors significantly suffer from shorter life cycle. The ever 
increasing energy demand and diminishing natural resources dilemma can be solved by 
renewable energy sources; extensive research is going on renewable energy sources and 
energy harvesting. The idea of macroelectronics can be imported in renewable energy 
sources also such as by integrating the power converter circuit on the same wafer used to 
build the solar energy harvesting devices. No previous work has been found so far in the 
literature on this application of macroelectronics. Several PV cells with an integrated 
low-power converter can significantly address several issues: 
 The amount of wiring, soldering. 




 Reduced maintenance due to reduced overall system complexity. 
 Integrated electronics can provide real time information about the degradation, 
damage, and potential catastrophic failure, most importantly partial shading 
phenomenon. 
 Maximum power point tracking using fewer sensors. 
Detail discussion on these features is also included in this chapter. 
 
3.1 Recent High Reliable, High Efficiency Designs for PV  
Power Generation 
Several commercial microinverters such as Enecsys, Enphase, Sparq and Solar-bridge 
Pantheon microinverter, etc., promise very high reliability (20–25 years). Large 
electrolytic capacitors are considered to be the primary cause of converter failure. The 
power decoupling technique is used to reduce this capacitor size. The Power decoupling 
techniques can be categorized into three types: PV side decoupling, DC link decoupling, 
and AC side decoupling. For the first case, the decoupling capacitor is used just after the 
PV module. For the second case, the decoupling capacitor is used after the boost DC-DC 
converter. For the last, the decoupling capacitor is placed on the AC stage. 
Numerous techniques to reduce power decoupling capacitors can be found in the 
literature. Reference [5] shows one method to reduce capacitor size for the PV side 
coupling case. The authors used an active filter just after the PV cells to reduce the 
capacitance of the decoupling capacitor. However, the smaller decoupling capacitor can 
induce much stress on the power devices, which can reduce the reliability of the 




back converters to produce a very high DC voltage, allowing higher ripple in the DC 
voltage. Therefore, the decoupling capacitor size can be reduced. 
The advantage of using decoupling capacitors after the DC-DC converter stage is that 
the higher the DC voltage the higher ripple can be tolerated, and this can reduce the size 
of the decoupling capacitor. The research trend in this direction is to use different control 
techniques; therefore, the output current distortion can be avoided. In [7], a modulation 
strategy is proposed to reject the ripple in DC voltage designing a suitable control system. 
In [8], a control strategy is proposed that can estimate the ripple in the DC voltage and 
subtract it from the actual voltage; therefore, the pure DC voltage can be fed back to the 
control circuitry. 
One example of AC side decoupling can be found in [9], where additional phase leg 
is introduced to connect decoupling capacitor between inverter and the grid. This is a 
current source inverter (CSI) topology.  
To achieve higher reliability of the converter, the recent trend is to use three port 
converters, one port for MPPT and boosting and one for the inverter and the third one is a 
power decoupling port [10]. A very recent design from University of Illinois Urbana 
Champaign (UIUC) supposedly having a life-time of 100 years is proposed in [3]. 
Transformer less PV inverter offers less weight and volume. However, H-bridge 
topology with a unipolar modulation technique without any transformer suffers from a 
large leakage current during zero state, reducing the efficiency of the converter. Sunways 
proposed a PV inverter to solve this issue providing a very high efficiency [11]. In this 
design, a bidirectional switch is realized that disconnects the PV from the grid during the 




becomes negligible. The efficiency of this technique is around 95%. An alternative circuit 
is proposed in [12], where the zero voltage state circuit utilizes an insulated gate bipolar 
transistor (IGBT) and diode bridge circuit. The advantage of this topology compared to 
the previous one is that it can supply reactive power to the grid also. However, this 
topology offers slightly lower efficiency (94%) compared to the Sunways converter.    
In [13], authors designed a very high efficiency (98%) inverter only. The DC-DC 
converter stage is not considered here. This topology also addresses the leakage current 
issue as described earlier. To address the zero voltage state, the authors proposed an H6 
inverter with two extra switches and freewheeling diodes than an H-bridge inverter. 
During positive and negative cycles, the current flows through three transistors instead of 
two transistors for a full-bridge inverter. During zero voltage state, the extra transistors 
and diodes are activated to disconnect PV from the grid in order to obtain very high 
efficiency.  
In [14], an active power decoupling technique has been proposed. This topology is 
94% efficient, and without the power decoupling circuit the efficiency is 95%. According 
to the authors, this topology offers high efficiency as well as high reliability. 
Another highly efficient converter topology can be found in [15]. Here, an H-bridge 
series-resonant inverter is used after the PV cell, followed by a high frequency 
transformer to provide isolation and voltage transformation. The high frequency quasi-
sinusoidal AC current output from the transformer is passed through a novel half wave 
cycloconverter to down convert the high frequency current. Therefore, unity power factor 
at line frequency is achieved at the output. Proper control technique for modulating the 




efficiency (around 96%). 
 
3.2 Features of the Proposed Integration 
The idea of the embedded power converter is in one 200 Wp module there will be 
around 20 low power (10 W) DC-DC converters. The surface electronics can go a long 
way to reduce the effect of partial shading. During partial shading, the shaded cells will 
produce less power; therefore, the converter connected with these cells will not contribute 
enough to the total output. With smart electronic circuits it is possible to disconnect those 
cells and converters from the rest of the module, which can significantly reduce the issues 
of hot spot formation, by-pass diode failure, arcing, etc., in summary increased reliability 
and life span of the module. This may lead to eliminating the by-pass diode.  
 
3.2.1 Cost Reduction 
The cost associated with PV power generation has decreased significantly over the 
last decade. For big plants with the highest insolation, the cost of PV power generation is 
about 20–25 cent per kWh, and this is still quite high compared to the power generation 
cost from coal and other sources (4–5 cents). The cost situation for residential PV power 
generation and feeding extra power to the grid is worse. As the inverter and installation 
costs are comparably high for small power production, the average cost for residential PV 
power generation is more than 35 cents per kWh. However, as the nano-/microgrid 
concepts are getting more interest, the state of art certainly is moving towards residential 
PV power generation and feeding extra power to the grid. However, the massive 




AC module idea is gaining more insight for this reason. The total cost associated with a 
typical c-Si PV power generating system is about $5–$7 per watt; the breakdown is 
shown in Table 3.1. 
The cost associated with the inverter stage can be significantly reduced if the ages old 
central inverter scheme is used. However, significant wiring and installation cost are 
added to connect the very high DC voltage bus to the central inverter. These cost factors 
are significantly reduced in the AC module. In an AC module, wiring is easier because of 
the low module voltage. The AC module comes with this wiring from the manufacturer.  
With no electrical installation cost, only the mechanical installation cost for the AC 
module leads to reduction of the total installation cost significantly. Therefore, based on 
the previous analysis, the total PV power generation cost can be reduced to lower than 
$5/W if the AC module is used as shown in Table 3.2. All of these cost advantages are 
also true if the PV converters are integrated with PV cells. 
Moreover, there may be other cost advantage associated with embedded PV power 
converters. Analysis shows that component cost comprises around 60% of the total 
inverter cost; the rest of the 40% comes from the assembly, packaging, testing, printed 
circuit board (PCB), etc. Therefore, an embedded power converter can significantly 
reduce other costs like assembly, PCB. An estimate is shown in Table 3.3. 
 This cost reduction may not be significant at this moment; however, GaN, thin film, 







3.2.2 Partial Shedding 
Now the amount of power harvesting can be compared for different cases. For the 
conventional central inverter scheme, several modules are connected in series. Shading 
from dirt, debris or even small shades from tree branches, antenna can reduce the energy 
harvesting significantly because this limits the energy produced from other modules also. 
The AC module addresses the partial shading phenomenon in the module level. 
Therefore, the shading problem of one module does not affect the others, increasing the 
amount of energy harvested. Present best estimates show that, the AC module can 
increase the energy yield up to 12% compared to that of a central inverter scheme.   
Now, an argument can be made for an embedded PV power converter. Although the 
AC module can handle partial shading in the module level, on a single module a lot of 
cells are series connected; shading on one of these cells reduces the energy harvesting of 
all the series connected cells. If several small power converters are used instead of one 
power converter for a module, the partial shading phenomenon can be addressed more 
conveniently; which will harvest more power than an AC module does. However, several 
(may be 5–10 converters for a 200 Wp module) converters will only be economic if those 
are fabricated with the PV cells in the embedded fashion.  
Another advantage of cell-level converters is the enhancement of module efficiency. 
In general, the module level efficiency is much smaller than the cell-level efficiency 
because of the mismatch of cells in a module. Presently, there is no available technique 
that can address this inherited fabrication phenomenon. However, cell-level converters 
can address this issue in the same way the AC module addresses the module level 




cell mismatch phenomenon can be addressed by increasing the module efficiency close to 
the cell efficiency. 
 
3.2.3 Enhanced Reliability 
The most understandable way of expressing reliability is the failure rate, expressed in 
terms of failures per unit of time (F/hr). Another commonly used term is the mean time 
between failure (MTBF), which is the inverse of the failure rate being expressed in hours 
or years. The most commonly used expression for the equipment failure rate is  
 








)(                                         (3.1)        
 
EQUIP Total equipment failure rate (Failures/10
6
 hours) 
g Generic failure rate for the i
th
 generic part (Failures/10 10
6
 hours) 
Q Quality factor for the i
th
 generic part 
iN  Quantity of the i
th
 generic part 
 n  Number of different generic part categories in the equipment 
Taking the inverse EQUIP , MTBF of the particular equipment can be calculated [16]. 
From the above equation it is clear that a particular component can be very reliable; 
however, a higher components count of a reliable part can reduce the reliability 
significantly. With discrete components the situation becomes worse because of the 
interconnections and wiring. 




changed significantly. This can be calculated using the Arrhenius relationship: 
 









AF                                        (3.2) 
 
a = Activation energy in electron volts 
k = Boltzmann’s constant  
1t = Initial temperature in Kelvin 
2t = New temperature in Kelvin. 
In moderate/high power converter, a very high current flows through the MOSFET. 
Due to ON resistance of the MOSFET, high current causes significant power dissipation 
in the switch, and this in turn increases the operating temperature of the MOSFET. This 
heating leads to reduced MTBF for switches in power converter; and this can be 
explained with the Arrhenius relationship described before.  For the proposed low-power 
converters, low-operating current will lead to less heating. However, the high ambient 
temperature of the PV cells will still be a concern, as it will force the devices to operate at 
an elevated temperature, reducing MTBF. The panel integrated microinverter will also be 
exposed to this elevated temperature. For the microinverter, the heating will be focused to 
several switches. The proposed scheme of several low power converters may have an 
edge in this scenario also—the heating will be distributed among tens or more number of 
switches. Therefore, the extreme ambient heating effect can be mitigated. 




different components used in a typical power converter. The quality factor is assigned 
based on the heating of the different components. 
Based on this data, (3.1) was used to plot failure rate versus the number of 
components for different components (Fig. 3.1). A few interesting deductions can be 
made from this plot. Low-power CMOS transistors are the most reliable component. 
Inductors and transformers are also very reliable, along with film capacitors. Low-power 
diodes also show very good MTBF. Power devices like diodes and Si FETs MTBF are 
worse than that of the electrolytic capacitors. FETs and diodes’ MTBFs are much higher 
than that of the electrolytic capacitors at the same temperature. However, high power 
dissipation in power devices in a power converter increases the operating temperature of 
the FETs or diodes. This higher operating temperature is reflected through the high 
quality factor of those devices in Table 3.4 and the higher failure rate in Fig. 3.1. The 
proof of this concept can be found in reference [19].  
Now, the data from Table 3.4 can be used to compare the reliability of the small 
converters if they are constructed from discrete components with that of embedded small 
power converters. It is assumed that there will be 20 10W power converters in a 200 W 
panel. During this calculation, the control circuitry’s MTBF has not been considered, as 
those will be same for both of the cases. The MTBF calculated here does not give the 
actual estimation; due to the failure of control circuits, actual MTBF will be much lower.  
If we consider a full bridge inverter after a boost MMCCC converter [20]–[22] in the 
embedded system, then every converter will have a total of eight MOSFETs and three 
capacitors. To reduce the ON resistance, it is assumed that every MOSFET actually 




MTBF calculation is shown in Table 3.5.  
Now for a discrete components converter, a typical boost converter followed by a full 
bridge inverter is considered. Therefore, the total number of MOSFETs and capacitors for 
each converter will be five (5) and two (2), respectively. Due to the lower power rating of 
the converters, the film capacitor can be used as an energy decoupling capacitor instead 
of an electrolytic capacitor. The MTBF calculation for this case is given in Table 3.6. It is 
clear from Tables 3.5 and 3.6 that the embedded power converter has clear advantages 
over the discrete components counterparts. 
  
3.3 Challenges of the Proposed Integration 
There may be a lot of technological challenges in this integration. The biggest issue is 
the cost. The process proposed here is based on Si. The current research trend in PV is to 
avoid Si, to avoid the high material cost. The major cost factor of PV power generation 
comes from the fabrication of Si wafers from Silica (around 50–60%). Two types of 
crystalline silicon are used in the industry. The first is monocrystalline, produced by 
slicing wafers (up to 200 mm in diameter and 200 µm thick) from a high-purity single 
crystal boule—giving high purity Si for fabrication of transistors, which is the most 
costly material. The second one is the multicrystalline silicon, made by sawing a cast 
block of silicon first into bars and then into wafers. The main trend in silicon PV cell 
manufacturing involves a move toward multicrystalline technology, which reduces the 
total cost by a few factors.  
The fabrication process also uses some costly steps, which the PV cell manufacturer 




a hard-to-control process. Presently, commercial PV manufacturers do not use any 
lithography. However, integrating electronics is not possible without lithography, as 
precision is a key for microelectronics. The screen printing technology can be applied 
here. However, screen printing introduces a good amount of series resistance, which will 
definitely degrade the performance of the circuits. Fabrication cost can be reduced by 
accepting this slight degradation of performance. A significant amount of research is 
needed to achieve optimization in this regard.  
CMOS compatible fabrication processes do not offer significant capacitance; 
however, sufficient capacitance is necessary even for low power converters. Very high 
switching frequency can compensate low capacitance; however, the switching loss of the 
transistors will be high. Optimization will be required for this case also.  
Since Si is a semiconductor, the light-generated carriers can travel to the surrounding 
electronics or capacitors, also reducing the efficiency of the systems, as those carriers 
will not be collected. No effect of this phenomenon has been observed in simulation; 
experimental observation is necessary to make any comment at this moment.  
The ambient high temperature of the solar cells can be detrimental to the integrated 
circuits. However, the low power converters will cause low current to flow through the 
transistors; therefore, heat generated by the electronics themselves will be lower 
compared to that of conventional AC modules inverters. Reference [23] shows the 
temperature of the module around the year using data recorded in various places of the 
USA. According to the results presented in that article, the PV module temperature is less 
than 60 
o
C for 95% of the operating hours and less than 70 
o
C for 99% of the operating 




temperature range higher than this temperature range. As long as the devices’ own 
generated heat is not an issue in the integrated circuits unlike conventional solutions, the 
high ambient temperature from the PV cells should not be a significant failure issue for 
integrated circuits.  
In the conventional module integrated inverters, the transistors generate heat because 
of high power converters, which adds to the PV module ambient temperature giving a 
raise to the temperature to a value higher than 80 
o
C. This extreme heating is primarily 
responsible for the reduced life span of the converters. The electrolytic capacitors are 
mostly prone to higher temperature situations than electronics, and this is due to the 
materials and the construction of the electrolytic capacitor. As Si capacitors will be used 
in the integrated circuits, the reliability of these capacitors should be equal to the 
reliability of the capacitors used in the highly reliable microprocessors. Therefore, the 
reliability issue related to high ambient temperature is supposed to be less critical in the 
embedded converter because of the inclusion of Si capacitors and low-power converters. 
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Table 3.1: Cost breakdown of a typical PV power generating system 
Solar modules (c-Si) $2–$4/W 







Table 3.2: Cost breakdown of a typical AC module 
Solar modules (c-Si) $2–$4/W 
Balance of system (mount, 
racks, wiring) 
$0.5–$1/W (wiring cost goes 
down) 





Table 3.3: Cost breakdown of the proposed system 
Solar modules (c-Si) $2–$4/W 
Balance of system (mount, 
racks, wiring) 
$0.5–$0.75/W (wiring cost 
goes down) 
Inverter $0.5–$1.25/W (inverter cost 
goes up) 









Fig. 3.1: Failure rate vs. different types of components 
 
Table 3.4: Failure rate of different components used in power converters 
Component Failure rate/10
6
 hours Quality factor 
Capacitor, electrolytic 0.024 3 
Capacitor, plastic film 0.0023 3 
Diode, general purpose 0.0036 5.5 
Diode, Schottky 0.047 2.5 
Si, power FET 0.014 8 
Inductor 0.0017 4 
Transformer 0.023 3 
Soldered connections 0.00007 1 
Normal low PR 






















0.00015 5.5 8x15x20 
 
1.98 
Capacitor, Si .0023(assumed 
same as plastic 
film) 
3 3x20 0.414 
Total 2.394 
MTBF 41 years 
 
 










Si, FET 0.014 5.5 (Assumed same, 
because heating will 







.0023 3 2x20 0.276 
Diode, general 
purpose (can be used 
due to low power 
converter) 
.0036 5.5 20 0.396 
Inductor .0017 4 20 0.136 
Soldered connections .00007 1 1000 .07 
Total 8.578 






CHARACTERIZATION OF MONOLITHICALLY  
EMBEDDED POWER CONVERTERS FOR  
PV POWER GENERATION 
 
The proposed process to integrate PV cells with converter components resembles the 
fabrication process of an NMOS in the CMOS process. Therefore, commercial process 
vendors like MOSIS or X-FAB should be the best choice to implement the proposed AC 
solar cells. Interestingly, the process is based on creating isolated p-wells for PV and 
converter components. However, the available commercial foundry processes do not 
fabricate p-well structures, and they only provide n-well structures due to the material 
property of Si. In Si, electrons tend to go deeper and faster than holes. If a p-well is 
created before the n-doping, there is a possibility that the n-doped layer can move deeper 
than the p-well depth, resulting in a short circuit between the n-doped layer and the n-
substrate. In this case the purpose of creating the p-well will be compromised. However, 
if n-well is created and then p-doping is done, there is no possibility of this doped layer 
going deeper than the n-well. In order to overcome this limitation, it is a common 
practice to use n-well and p-substrate for the CMOS process. This is unlike the proposed 
device structure for AC solar cell, where p-well and n-substrate has been chosen as 
described in Chapter 2.  
50 
 
Because the commercial foundry process is not available at this point, the most 
favorable option was to develop the process in the academic foundry. The University of 
Utah’s Nanofab Lab was the best option in this regard. To make sure the n doped layer 
will not go deeper than the p-well, a long drive-in cycle was performed after the 
formation of the p-well.  
 
4.1 Device Fabrication and Characterization 
The process for an embedded power converter as described in Chapter 2 is 
implemented. The microphotographs of the device in different stage of the proposed 
process are shown in Fig. 4.1. Fig. 4.2 shows the final arrangement having the converter 
circuit components—NMOS switch, capacitor, diode, and resistor. In the completed 
prototype, the presence of the switches, diodes, resistors, etc., are indistinguishable 
because they are very small compared to the PV cells and the capacitors. Capacitors were 
designed to cover a large area so that adequate capacitance can be achieved for the 
converter circuit.  
Careful inspection of the NMOS switch (Fig. 4.1c) reveals that several parallel 
fingers were required to increase the current rating. The logic NMOS switches are 
designed to handle a small amount of current in normal operating conditions. These 
switches are designed to be used in a converter circuit, and they should have a certain 
current-draining capability without becoming excessively warm. In this case, the device 
temperature will not significantly rise because the current will spread through multiple 
fingers. Depending on the rating of the low-power converter, the current rating can be 




designed to carry decent currents, the process is still a low-voltage process (the 
breakdown voltage of the switches is smaller than 10 V). The number of fingers should 
be increased as much as possible to reduce the thermal stress, although this action will 
not significantly increase gate capacitance (high gate capacitance increases gate drivers’ 
complexity) because of the use of this low voltage process. 
Fig. 4.3 shows various device characteristics (experimental) fabricated in the 
proposed process. The fabricated diode showed no leakage current, and the forward 
voltage was approximately 0.7 V (Fig. 4.3a). The University of Utah’s Nanofab lab is not 
a semiconductor quality foundry. Therefore, the furnaces used for oxidation, diffusion, 
drive-in, and annealing had a good amount of metal contamination. 
Oxide contamination was a very big challenge during the early days of transistors, 
and this is why bipolar switches (BJT) were the first practical transistors because of their 
low sensitivity to oxide contamination. As the semiconductor foundry was able to grow 
good quality oxide, the MOS devices became prevalent.  
In order to reduce the effect of oxide nonuniformity, thicker gate oxide (about 100 
nm) was used in the fabrication. This is why the integrated NMOS had a very high 
threshold voltage, approximately 45 V (Fig. 4.3b). The breakdown/blocking voltage of 
the MOS switch was approximately 6 V, which can be seen in Fig. 4.3c (low voltage 
process). Finally, the I-V characteristics of the first MOS switch fabricated in the same 
process with a PV cell are shown in Fig. 4.3d, and the PV cell characteristics are shown 
in Fig. 4.4.  
The fill factor (FF) of the fabricated cells was found to be approximately 60% while 




FF due to the set up used for this measurement (Fig. 4.5). The cell was placed on top of 
an aluminum foil; therefore, the probe made contact with the bottom of the cell via the 
aluminum foil. The high current generated at this high illumination had to pass through 
the thin probes used for measuring the I/V characteristics. This combination increased the 
series resistance compared to the value found with less illumination. Therefore, this 
higher series resistance contributed to the low FF at high illumination, which will not be a 
significant factor in reality because thicker wires will be used for interconnections.  
 
4.2 Embedded Power Converter 
The next challenge was to construct a practical converter circuit using the devices 
described last section. In order to prove the same wafer/die concept, a very simple 
chopper circuit shown in Fig. 4.6 was implemented. Various devices used in this circuit 
were characterized using a Keithley 4200-SCS semiconductor characterization system. 
However, an appropriate circuit packaging is essential prior to building this converter. 
The choice of appropriate packaging was limited because the switches were on the same 
wafer as the PV cells, making the size of the entire device larger than available 
semiconductor packages. In addition, the back contact is an integral part of the solar cell, 
and the proposed integration needed a connection between the back contact and an 
available pin in the package.  
As an initial solution, the entire wafer was attached to a center-drilled PCB using 
conductive adhesive. MEI wedge wire-bonding was used to create the connection 
between the bond pads of the switches and pads on the PCB for external connections. A 




to the finite on resistance of the MOSFET. A low gate signal deactivated the MOSFET, 
and the open circuit voltage became irradiation dependent, which in this case was 260 
mV (Fig. 4.7).  The operation of this circuit indicates that the MOS switches properly 
function, even when they are exposed to illumination. This observation thus concludes 
that surface electronics may be viable to fabricate the entire converter on the same 
wafer/substrate having the PV cells.   
 
4.3 Analysis of Light Generated Effects on the Power Switches  
(Simulation Results) 
When the converter circuit is embedded with the PV cells in a panel, the PV cells as 
well as various circuit components will be exposed to light, and the p-n junctions or the 
channels associated with the power switches such as MOSFETs, IGBTs, and diodes are 
likely to be affected by this light exposure. In this chapter, basic device physics has been 
used to explain the light exposure effect on these monolithically embedded power 
switches. Only the key features of a switch such as threshold voltage, breakdown voltage, 
and output characteristics have been considered at this point. The source and the body 
terminal of the switching devices in a CMOS process are connected together in most 
structures, and the gate and drain voltages are applied with respect to the source/body. In 
this chapter, a similar biasing configuration has been used to analyze the effect of light on 
the switches used in the power converter.  
The process described in section 4.2 has been implemented using Silvaco’s ATHENA 
process software [1]. The fabricated devices were simulated both in dark and in light 




characteristics of the switch in both of these conditions, and the threshold voltage 
remained the same even when the MOSFET was exposed to light. 
The p-n junction created by the p body/well and the n-substrate will create an open 
circuit situation. Light generated electrons will be swept towards the n substrate, and 
holes will be swept towards the p well. As there will be no paths for these holes to be 
recombined with the extra generated electrons, the additional holes will effectively 
increase the conductivity of the body/well layer. This is also true for the created p-n 
junction between the drain and the body. Therefore, the conductivity of the drain region 
will also increase due to extra carriers generated by the incident light.  
The threshold voltage of an NMOS switch can be expressed as 
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where TV is the threshold voltage, FBV  flat band voltage, and  
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where aN is the body doping concentration. From (4.1) and (4.2), it is apparent that for 




, which is usually true for MOS switches), the 
threshold voltage is a weak function (logarithmic or square root) of the body doping 
concentration. Therefore, the increase in the carrier concentration due to light exposure is 




Fig. 4.8b shows the I-V characteristics of the switch both in light and in dark 
conditions, which are quite similar. The conductivity of the drain region increases due to 
light exposure (discussed above), and these extra light-generated carriers in the drain 
region increases the current flow by a few µA. This increment is a small fraction of the 
actual current and therefore cannot be observed in Fig. 4.8b.  
Fig. 4.9a and Fig. 4.9b show the breakdown voltage characteristics of the switch in 
dark and in light, respectively. The blocking voltage of the NMOS switch depends on the 
depletion region width of the drain and the body, and the blocking voltage is higher for a 
wider depletion region. 
The depletion region width of a p-n junction is given by 
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According to (4.3), higher doping concentration can reduce the depletion width as well as 
the blocking voltage. When the MOSFET is exposed to light, it generates extra carriers 
both in the drain as well as in the p body/well region (due to absence of external 
connection discussed above).  Therefore, the increase in the carrier concentration 
contributed by the drain and body regions combined can reduce the depletion width and 
blocking voltage significantly.  
The effect of light exposure on the breakdown voltage can be seen in Fig. 4.9, where 
this voltage is reduced to 8 V, which was originally 9 V without any light exposure. The 
p-n junction between the source and the body seems to have no effect on the above 




4.4 Analysis of Light Generated Effects on the Power Switches  
(Experimental Results) 
The experimental set up to understand the impact of light exposure to power switches 
is shown in Fig. 4.10. The experimental characteristics of the NMOS switch under light 
and in dark conditions are shown in Fig. 4.11. Although, the simulation and experimental 
results may look similar, there exists a discrepancy between them in terms of numerical 
values. This may occur because the optimized parameters such as temperature of the 
furnaces, fabrication time, etch duration, layer thickness, etc., in different steps of the 
process have not been obtained yet. While illuminated, the threshold voltage remains the 
same as it was in the dark conditions (Fig. 4.11a). The I-V characteristics at two different 
gate voltages are shown in Fig. 4.11b and Fig. 4.11c. The amplitude of the current 
slightly increases due to light generated extra carriers (which effectively increases the 
doping concentration as mentioned previously). This phenomenon was indistinguishable 
in Fig. 4.8b because the current amplitude is relatively high compared to that of Fig. 
4.11b.  
Higher gate bias voltage increases the current amplitude, and light generated 
amplitude enhancement is difficult to observe in experimental results as well (Fig. 4.11c). 
This analysis was performed to support the fact that power converters could be efficiently 
operated even when they are monolithically embedded on the same wafer along with the 
PV cells and are exposed to sunlight.  
 
4.5 References 
[1] Silvaco. (2014). [Online]. Avaialable: http://www.silvaco.com/products/tcad/process_ 




[2] Silvaco. (2014). [Online]. Avaialable: http://www.silvaco.com/products/tcad/device_ 




























Fig. 4.1: Microscopic snapshot of the NMOS switch in different steps of the 
process (a) after first and second lithography and with gate oxidation, (b) after 











Fig. 4.1: Continued. 
 
 
Fig. 4.2: Photograph of final prototype where a PV cell is fabricated in the same 










Fig. 4.3: Experimental characteristics of diode and NMOS switch fabricated on the 
same die/substrate of a PV cell (a) I-V characteristics of the diode, (b) threshold 
voltage characteristics of the NMOS, (c) breakdown voltage characteristics of the 















































Fig. 4.7:  Transient characteristics of the NMOS device and the PV cell located 











Fig. 4.8: Simulation results (a) threshold voltage characteristics in dark and in light, 















Fig. 4.9: Simulation results (a) breakdown voltage characteristics in dark, (b) 

























Fig. 4.11: Experimental results (a) threshold voltage characteristics in dark and in 
light, (b) I-V characteristics in dark and in light (VGS = 55 V and 60 V), (c) I-V 




























PIEZOELECTRIC MEMS RESONATOR IN POWER  
CONVERSION 
 
A piezoelectric resonator (such as a film bulk acoustic resonator (FBAR) [1]–[3]) is 
an elastic body consisting of a piezoelectric material that can be excited to cause 
vibration when an alternating electric field with resonant frequency is applied to it. The 
mechanical vibration in the neighborhood of the resonant frequency depends on the 
inertia, elastic compliance, and stiffness of the resonant element, and those correspond to 
inductance, capacitance, and resistance, respectively, of an equivalent electrical circuit. 
The equivalent electrical model of a MEMS piezoelectric resonator is shown in Fig. 5.1, 
known as the Butterworth-Van Dyke (BVD) model [3]–[7]. This resonator can be used to 
replace the discrete L-C resonant tank used in resonant converters [4]. With no passive 
components the resonant converter can be easily integrated in a power conditioning 
circuit with microimplantable devices. 
In measuring neural signals and/or stimulating nerves, chronically implanted 
microelectrodes play a major role. The Utah electrode array (UEA) is one such 
microelectrode [8], [9] illustrated in Fig. 5.2. Nerve signal recording and stimulation 
using these electrodes, as shown in Fig. 5.3, is associated with several issues:  




 There is a high chance of failure of the interconnects and wires due to mechanical 
stress and exposure to the in vivo environment;  
 Long wires between the electrodes and the electronic circuits may increase the 
error level in signals; and  
 Patients discomfort due to these hanging wires.  
The wired connections of the components consisting of neural interface systems can 
be avoided using a wireless architecture for acquisition and processing biomedical data. 
This system is traditionally powered wirelessly using a planar spiral power coil [10]. 
Patients implanted with a neural system with a coil for power transfer cannot go through 
functional magnetic resonance imaging (FMRI) due to obvious magnetic interference and 
heating of the coil in an MRI machine.  
These implants can be powered by batteries. Because replacement of batteries could 
be problematic in these systems, generating electrical energy from ambient sources 
becomes imperative. As these implantable devices are reduced in size, the bulky batteries 
become less attractive as a primary power source. Hence, it is more suitable to power 
such implanted systems by harvesting energy from ambient sources, such as acoustic 
noise, thermoelectric, electrostatic, or piezoelectric devices using ambient light, motion, 
vibration, etc., [11]–[15]. Further, bio fuels cells that convert power from blood glucose 
have been reported in [16]. [17] presents a very good summary of the required power 
level of different implantable devices. Without a few exceptions most of these devices 
consume 1 mW or more, and only a few of them require more than 100 mW of power. 
A power conditioning circuit is essential for most of these energy harvesting 




circuit free of inductors or coils is preferable. The issues associated with the fabrication 
process of MEMS resonators is less cumbersome compared to those of on-chip inductors. 
Therefore, a piezoelectric microresonator on Si becomes a good candidate for power 
conditioning circuits for implantable energy harvesting devices. Acoustic coupling rather 
than inductive coupling makes the resonator based circuits suitable to be used in 
conjunction with UEA.  
  
5.1 Characteristics of MEMS Resonator 
A typical diagram of the FBAR structure is shown in Fig. 5.4. The impedance and 
phase characteristics between two electrodes of the resonator are shown in Fig. 5.5. This 
figure indicates that the device behaves like a capacitor below the resonant frequency (Fr) 
(the phase angle is around -90); the impedance becomes the lowest at resonant frequency 
(Fr). FBAR behaves like an inductor between resonant frequency (Fr) and antiresonant 
frequency (Fa) (the phase angle is around 90). The impedance is the maximum at the 
antiresonant frequency (Fa), and the FBAR is capacitive again beyond the antiresonant 
frequency (the phase angle is around -90). This behavior can be modeled using an 
electrical circuit shown in Fig. 5.1. If the resistance Rs is omitted from the equivalent 

























From this expression the resonant frequency and antiresonant frequency can be obtained 
as  
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respectively. If the frequency is between Fr and Fa, the equivalent impedance of FBAR is 
given as 
 
                                                   LsejRseZ  )(                                               (5.4) 
 
which means that FBAR should behave like an inductor Lse (H) having the loss Rse (Ω).  
Piezoelectric MEMS resonators vibrating in a contour mode or radial extensional 
mode are considered in this thesis. The resonant frequencies of FBAR devices are 
primarily determined by the thickness of the piezoelectric film deposited by planar 
processing compatible with CMOS technology, such as sputtering or chemical vapor 
deposition (CVD), according to (1.1) and (1.2) [34].  Therefore, only high frequency 
FBARs in the GHz range is presently available. Because of this issue, it is a challenging 




resonant frequency in the range of several MHz, the thickness of the film should be in the 
range of tens of micrometers. This is quite difficult to achieve in CMOS processes due to 
long deposition time and higher stress imposed on the thick film. However, the size and 
shape of a device operating in contour mode or radial extensional mode sets the resonant 
frequency. This is unlike an FBAR device, where thickness determines the resonant 
frequency. Therefore, moderately low resonant frequencies (in the range of MHz) can be 
achieved for contour mode devices. 
 
5.2 Basic Principles of Contour Mode Piezoelectric Resonator 
Piezoelectricity, a physical phenomenon discovered by the Curie brothers, is a linear 
interaction between electrical and mechanical domains occurring within a single elastic 
body. The behavior of piezoelectric elements can be described using the two fundamental 
equations of piezoelectricity [19]–[20]: 
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where S is the mechanical strain,T is the mechanical stress, E is the electric field, D is the 
electric displacement, d is the piezoelectric constant, Es is the elastic compliance at 




applying an electric field E  on a piezoelectric material results in a mechanical strain S
(actuator operation). Equation (5.7) suggests that with an applied mechanical stress T , 
an electric displacement D  is induced on the electric plates of the piezoelectric material 
(transducer action). Typically, the electrode plates are along the direction of axis 3, as 
shown in Fig. 5.6; therefore, the electric field, E , and electric displacement, D , are also 
in the direction of axis 3 (the nonzero component of the electric field is 3E ). The 
fundamental matrix of piezoelectric constants for a typical piezoelectric material is as 
follows 
 
















dd transposet                                       (5.7) 
 
A piezoelectric resonator can be designed to resonate in thickness mode or in contour 
mode, and the former mode (by means of the 33d  piezoelectric constant) is exploited in 
an FBAR. For contour mode, the 13d  piezoelectric constant is utilized, and strain 1S can 
be achieved by applying an electric field across the thickness of the film by substitution 
of (5.7) into (5.5) according to 
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Ring-shaped (circular or square) contour-mode AlN microresonators on Si are shown 
in Fig. 5.7. An AlN elastic body is sandwiched between two electrodes. With an electric 
field applied across the thickness of the AlN film, the body of the resonator vibrates in a 
breathing mode across its width through the d31 piezoelectric coefficient. The detailed 
analysis of the frequency of a circular piezoelectric ring vibrating in a pure radial 
extensional mode shape is presented in [25] and simplified in [26]. According to [26], if 
the average radius of the ring avgR  is much larger than the width W of the ring itself, the 
resonant frequency is mainly determined by the width of the ring according to 
  







f                                                   (5.9) 
 
fE ,  , and   are the elastic modulus, density, and Poisson’s ratio of the piezoelectric 
material, respectively [27]. The motional resistance SR  (Fig. 5.1) at the resonant 
frequency can be approximated by 
 

















                                     (5.10) 
 
where Q  is the quality factor of the resonator. The frequency can be adjusted 




device reduces the frequency and resistance.   
The proposed ring shaped (circular and square) resonators were simulated in 
COMSOL Multiphysics in order to evaluate their resonant frequency. An applied electric 
field across the thickness of the devices dilates it across its width due to the d31 
coefficients at the resonant frequency which is 156.4 MHz for the circular device (Fig. 
5.8a) and 156 MHz for the square device (Fig. 5.8b). Changing the dimension of the 
device changes the resonant frequency according to (5.9), and this is shown in Fig. 5.8c.  
 
5.3 Piezoelectric Devices in Power Conversion 
Interestingly, piezoelectric devices such as piezoelectric transformers (PT) have been 
used in power conversion applications for more than a decade [28]. They offer many 
advantages in terms of size and mass compared to their magnetic counterparts (inductors 
and transformers). 
The detailed description of construction and operating principles of PTs is given in 
[29]. The equivalent electrical circuit model of the PT makes them very much suitable to 
use in series resonant converters. PT based series resonant converters can be used as lamp 
ballast as illustrated in [18]. Inductorless ZVS has been achieved through properly 
designed PT. This converter can also perform power factor correction without an 
inductor.  The possibility of using piezoelectric transformers to realize an IGBT and 
MOSFET inverter-leg driver is described in [30]. The procedure to design the PT for gate 
driver application is detailed. The performance of the PT based gate driver is also 
included in that article. 




illustrated in Fig. 5.9. They consist of multiple PT conversion circuits based on one input 
supply in series form and output the summation of their voltage levels. The performance 
of multilevel converters based on PTs is also described in that article. 
A PT based PFC LED driver has been proposed and developed in [32]. Therefore, 
piezoelectric devices have been used as an energy conversion device in many 
applications. However, piezoelectric devices have not been used as a replacement of on- 
chip inductors to date. Therefore, a piezoelectric MEMS resonator can be integrated with 
the power conditioning circuit and with this embedded converter, an autonomous 
microsystem can be powered. This is the central idea of the dissertation. 
A comparison of the state of the art devices used as energy conversion to a MEMS 
resonator (proposed device) is given in Table 5.1. The devices considered in this 
comparison are air core and thin magnetic film inductors described in Chapter 1, 
piezoelectric transformers, and the proposed device. Similar to the proposed device, the 
air core and thin magnetic film inductors can be integrated on Si as reported in the 
literature. Inductors that cannot be integrated on Si have not been considered here. 
Utilization of a thin film piezoelectric transformer on Si in power converters is described 
for the first time in Chapter 8. Articles listed in Chapter 1 and in this chapter were used in 









5.4 Merits of Utilization of MEMS Piezoelectric Devices in  
Power Converters 
Electromagnetic interference (EMI) in switch mode power supply is a ubiquitous 
phenomenon. The MEMS piezoelectric devices being acoustic rather than inductive can 
reduce this EMI substantially. This makes the piezoelectric devices very attractive to be 
utilized in power converters. 
Piezoceramic material based resonators are commercially available with resonant 
frequencies in the range of hundreds of kHz.  A resonator from Murata electronics 
(CSBLA400KECE-B0) [33] has been used to validate the EMI advantage of the 
piezoelectric devices experimentally. This non-MEMS piezoceramic resonator has 
similar characteristics to the MEMES resonator described in section 5.1. 
The EMI measurement of the prototype of Fig. 5.10a with low frequency resonator 
CSBLA400kECE-B0 (described previously) was performed and compared to that of a 
discrete L-C resonant inverter (the schematic of this circuit is given in Fig. 5.10b). The 
load resistance in the prototype was replaced by LEDs in both circuits. The schematic of 
the experimental set up for conducted EMI measurement is shown in Fig. 5.11; the 
supply lines passed through a LISN (line impedance stabilization network) to the 
converter and the output of the LISN was connected to a spectrum analyzer (Agilent 
E4404B ESA). The results from the spectrum analyzer are shown in Fig. 5.12. The noise 
generated by the function generator and auxiliary power supply were present in the 
results also. However, this is a comparison between two converters in terms of the 
conducted EMI performance; therefore, those noise are common in both results.  




below EN55022 (CISPR 22) the class A limit. However, the EMI performance of a 
piezoceramic resonator based converter is better than the discrete components converter 
(the noise level at switching frequency is much higher in discrete components circuit 
compared to that of ceramic resonator based converter). Therefore, a MEMS resonator 
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Fig. 5.2: Scanning electron microscope (SEM) image of the Utah electrode array 







Fig. 5.3: Nerve signal recording and stimulation using UEA (courtesy of the Center for 










































Fig. 5.4: Diagram of a typical FBAR 
 
 







Fig. 5.6: Contour mode piezoelectric resonator. 1) X axis, 2) Y axis, 3) Z axis, 4) sheer 











































Fig. 5.7: Schematic diagram of contour mode piezoelectric microresonators on Si (a) 












Fig. 5.8: COMSOL simulation results, nondeformed shape of the devices are 
presented by solid black lines, (a) W= 20 µm and Rinner = 90 µm circular ring; there is 
a dilation along the width of the device at the resonant frequency (156.4 MHz), (b) 
W= 20 µm and Linner = 180 µm square shaped ring; there is a dilation along the width 
of the device at the resonant frequency (156 MHz), (c) W = 50 µm and innerR  =75 µm 
circular ring; there is a dilation (5.7752 µm) along the width of the device at the 




















































Fig. 5.9: Double-level PT based DC-DC converter (a) structure, (b) prototype;           












Fig. 5.10: Schematic (a) the prototype circuit used for EMI performance comparison 
incorporating the piezoceramic resonator (b) the conventional discrete L-C 
components based series resonant converter. 
 
   
 
 










Fig. 5.12: Conducted EMI comparison (a) measured EMI: discrete L-C resonant 
converter (Fig. 5.12b), (b) measured EMI: piezoceramic resonator based resonant 









Table 5.1: Estimated comparison of the state of the art devices to MEMS resonator 
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FABRICATION AND CHARACTERIZATION OF  
CONTOUR MODE PIEZOELECTRIC  
AlN MEMS RESONATOR  
 
Piezoelectric film with very good piezoelectric features is essential for the 
piezoelectric resonator.  A major issue related to fabrication of MEMS resonators is the 
deposition of highly polycrystalline and well oriented piezoelectric thin films in a 
repeatable manner. Lead Zirconate Titanate (PZT) is a widely used material for discrete 
resonators and transformers available in the commercial market. However, it suffers from 
compatibility issues with the semiconductor fabrication processes and is not acceptable in 
most CMOS foundries. On the other hand, thin AlN piezoelectric film can be deposited 
using conventional physical vapor deposition (PVD) tools using Al as the target material. 
Therefore, the resonator can be integrated easily with CMOS devices.  
Table 6.1 gives a comparison of three piezoelectric materials—AlN , ZnO, and PZT 
in terms of their properties. AlN has higher sound velocity, which means for a given 
frequency, larger structure can be made with AlN. This gives an advantage for contour 
mode devices where the resonant frequency is mainly determined by the device length. 
The high dielectric breakdown voltage of AlN increases the voltage rating of the device 
fabricated from AlN.  
 94 
High resistivity of the film ensures good electrical isolation, and a lower dielectric 
constant means lower parasitic capacitance. This lower capacitance imposes less 
constraint to achieve zero voltage switching (ZVS). Therefore, AlN is chosen as the 
piezoelectric film of the proposed resonator. 
Developing a new process is a rigorous and time consuming task. In order to define 
the proper process parameters and suitable etchants at different stages several run of the 
complete fabrication process was necessary. In this chapter, two fabrication processes are 
described for fabricating the proposed device. The second process resulted in the devices 
with proper characteristics. Therefore, the second process will be used in all other future 
research. 
 
6.1 Fabrication Process on SOI Wafer 
The four mask/lithography process starts with an SOI wafer having a heavily doped 
Si device layer (the resistivity of the top Si layer is .001 ohm-cm with a thickness of 9 
µm). These special wafers were supplied by Ultrasil [1]. The bottom Si layer is 500 µm 
thick and the thickness of the buried oxide layer is 3 µm. 500 nm thin AlN film was 
deposited using an Advanced Modular Sputtering (AMS) PVD tool (Fig 6.1a). A pure Al 
is used, and Ar/N2 forms the plasma for the deposition. This process was performed in an 
outside commercial foundry [2] in order to achieve a highly c-axis (002) oriented AlN 
film with good polycrystalline structures. The uniformity of the film was verified by 
optically based film thickness measurement using Nanospec (AFT model 3000). The 
uniformity was better than 1% for a 100 mm (4 inch) wafer. 




plasma (ICP) reactive ion etching (RIE) is widely used for this purpose. Unfortunately, 
Utah Nanofab does not have this etching process available and therefore, wet etching in 
warm phosphoric acid was adopted to etch AlN for this device. This etch rate depends 
strongly on the temperature of the acid. It is also difficult to achieve good uniformity over 
the entire wafer. Therefore, careful inspection was necessary during wet etching of AlN, 
and efforts will be given to implement a dry etch process for AlN for future devices. 
Phosphoric acid at 100 
o
C etches the AlN layer and opens up the area for the bottom 
electrode (Fig. 6.1b)  
The Al metal layer was deposited in the next step. This layer was patterned using Al-
11 etchant to create top and bottom electrodes (Fig. 6.1c). Wire bonding to Si is not 
feasible; therefore, it was necessary to deposit Al on top of Si for the bottom electrodes 
(Fig. 6.1c). Phosphoric acid at 100 
o
C was used again to etch AlN in order to form the 
device’s structure (Fig. 6.1d). The well-known Bosch deep reactive ion etching (DRIE) 
process was used to etch the top 9 µm Si layer. In the Bosch process SF6 etches the Si, 
and C4F8 polymer is deposited on sidewalls to prevent undercut. In this way very deep 
trenches with straight side walls can be created. The resonator structure was completed 
with this step (Fig. 6.1d). 
However, the structure needs to be released in order to resonate. This can be achieved 
by etching the 3 µm buried oxide layer. In order to release the large dimensioned 
structures, several hours of oxide etching in Buffered Oxide etchant (BOE) is necessary. 
BOE (HF:NH4OH) is a strong etchant and attacks both Al and AlN. Therefore, it is not 
feasible to use BOE for a long duration as it will destroy the device structure, and for the 




µm handle Si layer was etched with the same Bosch DRIE process (SF6:C4F8) to reach 
the buried oxide layer from the back side (Fig. 6.1e), and a careful back side lithography 
was necessary to achieve this. Dry etching using CF4:O2 plasma was used to etch the 
oxide layer and release the structure (Fig. 6.1f).  Fig. 6.2a and 6.2b show the microscopic 
snapshots of the devices before back-side lithography (corresponding to Fig. 6.1d), and 
the microscopic image of the final devices are shown in Fig. 6.2c and Fig. 6.2d 
 
6.2 Fabrication Process on Si Wafer 
The second process starts with a p-type Si wafer. This is a three masks/lithography 
process. A thin AlN seed layer (30 nm) is deposited to grow highly textured 
Molybdenum (Mo) bottom electrode (200 nm). This textured Mo layer enables the 
growth of highly c-axis oriented AlN film. Highly c-axis oriented AlN film is essential to 
achieve good piezoelectric properties. The AlN seed layer also acts as a buffer layer to 
reduce losses through the Si substrate.  
2000 nm AlN film on top of Mo was deposited next using an Advanced Modular 
Sputtering (AMS) PVD tool (Fig. 6.3a). This layer is used for piezoelectric actuation. A 
pure Al target is used during deposition, and Ar/N2 forms the plasma for the deposition. 
This process was performed in an outside commercial foundry [2] in order to achieve 
highly c-axis (002) oriented AlN film with good polycrystalline structures. The 
uniformity of the film was verified by an optically based film thickness measurement 
using Nanospec (AFT model 3000). The uniformity was better than 1% for a 100 mm (4 
inch) wafer. 




analysis has been used to verify the c-axis (002) orientation of the sputtered AlN film. A 
coupled scan of a single crystal produces only one Bragg peak in the diffraction pattern, 
and this peak is at 17.75
o
 for c-axis (002) orientation [3]. Full width at half maximum of 
the peak of the XRD rocking curve is only 1.06
o
, as shown in Fig. 6.4. In general, values 
below 2
o
 are considered good indications of high quality, well-oriented films [4]. Some 
measured materials coefficients of the AlN thin film are listed in Table 6.2. 
Most of the common developers found in the foundries tend to attack AlN film. The 
most common developers contain NaOH. NaOH reacts with AlN film even at room 
temperature. Metal ion free (MIF) developers contains TMAH (tetramethylammonium 
hydroxide), which also reacts with AlN. Therefore, it was necessary to use a masking 
layer on top of the AlN film for reliable photolithography. A very thin layer of Mo (20 
nm) was deposited by DC sputtering as the masking layer (Fig. 6.3b).  
First lithography defines the device structure. Four step etching was performed to 
remove four layers (Mo-AlN-Mo-AlN) to reach the original Si layer (Fig. 6.3c) Al-11 
etchant etches Mo and removes the masking layer. Al-11 etchant also attacks the AlN 
film, which is very slow at room temperature (<5 nm/min). Warm (80 
o
C) phosphoric 
acid (H3PO4) bath increases the AlN etch rate significantly (~2 µm/min). Therefore, 
about a minute etch in warm H3PO4 was performed after Al-11 etching to remove the 
actual piezoelectric AlN layer. Mo etching with Al-11 etchant was performed again to 
etch the bottom Mo layer. The AlN seed layer was removed by etching again in warm 
H3PO4. Warm H3PO4 does not etch Mo; therefore, Mo can be used as a mask as well as 
an etch stop layer while etching with warm H3PO4.  




etching followed by warm H3PO4 etching was repeated again during second lithography 
to remove the top Mo and AlN layers, respectively. This finishes all of the lithography 
process associated with AlN. Therefore, the top masking layer was removed completely 
with a very short dry etching in XeF2 (Fig. 6.3e). A microphotograph of the device at this 
stage is shown in Fig. 6.5a. 
The top metal layer (Al with thickness of about 250 nm) was deposited by DC 
sputtering in the next step. This Al layer was patterned using warm H3PO4 at 35 
o
C to 
create the top electrode (Fig. 6.3f). The etch rate of Al and AlN in warm H3PO4 at 35 
o
C 
is 50 nm and 1 nm, respectively. Therefore, this step can efficiently remove the Al layer 
without attacking underneath AlN and Mo layers.  
The final step was to release the resonator by etching the Si layer. Interestingly, all 
the etchant that etches Si etches Mo also. The etch ratio of Si to Mo in dry XeF2 is about 
50:1, which was obtained experimentally. Therefore, the resonator can be released by 
etching in dry XeF2 without any significant undercut of the Mo layer (Fig. 6.3g). There is 
almost no attack on Al/AlN layers by dry XeF2 etching. A microphotograph of the 
released device is shown in Fig. 6.5b. 
 
6.3 Device Characterization 
Typically, devices operating at high frequencies are characterized on the wafer with 
RF probes connected to a vector network analyzer [5]. The fabricated resonators need to 
be wire-bonded in order to utilize them in the power converter. Therefore, it is necessary 
to characterize the devices along with wire-bonding. In order to do so, the devices have 




is designed on a PCB to test the devices.  
A picture of the PCB layout designed to characterize the device is shown in Fig. 6.6. 
The characteristic impedance of the designed waveguide structure is close to 50 Ω in 
order to match that of the measurement setup. The dielectric material of the PCB is an 
FR-4 laminate with dielectric constant r  in the range of 4.2 to 5 and with a thickness of 
( h ) 1.5748 mm (0.062 in). The characteristic impedance of the CPW of Fig. 6.6 is 0Z = 
51.59 Ω. The equations to calculate 0Z for grounded CPW are included in section 6.4. 
The schematic of the experimental set up is shown in Fig. 6.7a, and the actual PCB with 
diced and wire-bonded resonators is shown in Fig. 6.7b.    
The parameter of the device obtained from the vector network analyzer was 
converted to impedance magnitude (in dBΩ) and phase angles. The impedance of the 
devices fabricated using the fabrication process described in section 6.2 in Fig. 6.8 and 
Fig. 6.9. The resonant frequencies of the circular and square shaped ring resonators are 
183 MHz and 193 MHz, respectively, which are slightly higher than those obtained in the 
simulation.  However, the Q-factor of the resonator is low (~100), which impeded the 
implementation of the device in a power converter. Nonoptimized anchoring and 
electrode designs may lead to this low Q. These issues has been solved through 
experimentation, and the devices fabricated using the process described in section 6.2 
have a comparatively high Q-factor. 
The impedance magnitude of the device fabricated using the process described in 
section 6.2 has been plotted in Fig. 6.10a. The unloaded Q-factor of the device is 
measured to be >1000. The data from Fig. 6.10a can be used to obtain the equivalent 





device at much higher frequencies than the resonant frequencies is used to calculate PC , 
because PC  dominates the reactance at those frequencies. The following equations are 
used to obtain [3]: 
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where sf  and pf  are the resonant and antiresonant frequencies of the resonator. These 
are found to be 87.28 MHz and 87.4 MHz, respectively. The SEM image of the device is 
shown in Fig. 6.10b. With sC  known, sL  can be obtained from the following: 
 







                                              (6.3) 
 
The impedance at the resonant frequency sf  is the motional resistance sR shown in 
Fig. 5.1. The equivalent electrical circuit model of the resonator is shown in Table 6.3. 
The important point to note is this circuit model is only valid for resonators with high Q 

































                          (6.4) 
 
The magnitude of the impedance (in dBΩ) of the equivalent circuit model is plotted 
on the same plot with the experimental data in Fig. 6.10a. The model resembles the 
experimental data with <2% average error. Note, there are several additional peaks in Fig. 
6.10a. These are due to spurious modes of vibration. The ring is not perfectly circular in 
shape due to fabrication issues, which cause the spurious modes of vibration. However, 
the spurious modes are weak compared to the fundamental mode and hence are neglected 
in the equivalent circuit model. We believe that as the fabrication process is perfected, 
these peaks will be further reduced. 
Using (5.9) and (5.10), Sf and SR calculated to be approximately 100 MHz and 34 
Ω, respectively (thickness T = 2 µm), for the resonator corresponding to Fig. 6.10. These 
values are close to the experimental results. Therefore, (5.9) and (5.10) provide 
satisfactory estimation of Sf and SR for a contour mode piezoelectric resonator. 
As mentioned in section 5.2, the width W of the device can be set in the designed 
layout to obtain the desired resonant frequency according to (5.9). Therefore, different 
dies on the wafer had resonators with different W.  Fig. 6.11a shows the impedance 
magnitude of another resonator with different dimensions ( innerR  = 75 µm and W = 35 
µm). The Sf  and Pf are found to be 126.4 MHz and 126.48 MHz, respectively, in Fig. 
6.11a, and the unloaded Q-factor of the device is measured to be SQ 2100. The 




provided in Table 6.4. The calculated Sf and SR corresponding to the dimensions of this 
resonator are approximately 142 MHz and 55 Ω, respectively.  Therefore, by decreasing
W , higher resonant frequencies can be achieved. The SEM image of the device is shown 
in Fig. 6.11b. 
As the resonant frequency of the device increases, the operating frequency of the 
converter increases as well. This in turn reduces the range of the dead time (i.e., 
4/0 Ttd  ), which may not be sufficient to charge/discharge TC . Moreover, the 
losses associated with switching the FETs also increases with the operating frequency 
[7]. The switching losses are negligible if the ZVS condition is ensured. However, the 
gate switching loss is proportional to the switching frequency [7]. In order to facilitate the 
design of the converter, the resonant frequency of the contour mode device should be as 
low as possible. This will increase the efficiency of the converter as well.    
Equation (5.9) suggests that a device with a larger W  can exhibit a smaller resonant 
frequency. Residual stress gradient issue in suspended thin film devices (e.g., the 
variation of stress in the direction of the film growth) is a very well known phenomenon 
in MEMS research. The devices may warp in the z-direction due to this stress once 
released [8]–[10]. Therefore, the suspended microstructure should not be too long to 
avoid stress large enough to damage the device. In general, the length can be at most 200 
times higher than the film thickness to minimize warping. This sets the resonant 
frequency limit of the contour mode ring shaped MEMS resonator (the total thickness of 
the Mo-AlN-Al film stack resonator is approximately 2.4 µm). However, a slight warp in 
the z-direction still exists, which is in the range of 2–3 µm for the resonators 




noticeable effect on the performance of these devices. Fig. 6.12 shows the impedance 
magnitude of another resonator with a larger W ( innerR  = 110 µm and W  = 65 µm)   than 
that of the resonator corresponding to Fig. 6.10. The Sf  and Pf are found to be 74.04 
MHz and 74.22 MHz, respectively, in Fig. 6.12. The resonant frequency has been 
reduced due to the larger W . However, the warp in the z-direction has been increased to 
approximately 10–12 µm. This resulted in a low SQ 350 of the resonator. Due to this 
low SQ (<2000), it is not possible to obtain the equivalent electrical model. For the same 
reason, this device cannot be used in a power converter.  
All the possible dimensions of the resonators were set through simulation in 
COMSOL Multiphysics. The spurious modes of vibration are less pronounced for the 
devices having mentioned dimensions as seen from the finite element simulations. 
This residual stress issue could be avoided by depositing a thicker film. However, 
depositing higher thickness of AlN film is expensive and time consuming. Moreover, it is 
difficult to maintain very good piezoelectric quality for the thick film. Depending on the 
characteristics of the devices fabricated at this initial stage, it can be concluded that the 
lowest resonant frequency of the ring shaped contour mode resonators should be in the 
range of 80–90 MHz to achieve sufficient SQ with a 2 µm thick AlN film.  
The efficiency of the converter can be improved by decreasing the SR  of the 
resonator, and this can be achieved by increasing the avgR  according to (5.10). 
Therefore, the device corresponding to Fig. 6.10 has a smaller SR compared to that of the 
device corresponding to Fig. 6.11. The same residual stress gradient issue as discussed 




highest avgR  (100 µm) among the resonators exhibiting sufficient SQ , and therefore has 
the lowest SR . This resonator also exhibits the highest SQ , which can be related to the 
larger volume of the structure. It has been reported in [11] that SQ tends to increase with 
volume for microresonators.    
 
6.4 Appendix 
Coplanar waveguide (CPW) is an electrical transmission line which can be easily 
incorporated on a PCB, and used to convey microwave signals. Fig. 6.13 shows the cross- 
section of a grounded CPW consists of a single conducting track of width a  printed onto 
a dielectric substrate (the dielectric constant r ) with a pair of return (ground) conductors, 
one on either side of the track, separated from the central track by a small gap of W . The 
width of all the tracks is constants along the length of the track. There is a ground plane 
underneath to cover the entire design. 
The characteristics impedance (Z0) of a coplanar waveguide with ground can be 
calculated with the following formulas [12]:  
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where, wab  and )( pK is an elliptical integral of first kind and can be calculated 
using the following equations iteratively 
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Table 6.1: Comparison of the electromechanical properties of three piezoelectric 
materials 
 
Property AlN ZnO PZT 
Sound velocity (km/s) 11.4 5.35 4.5 
Permittivity (ɛ3) 9 10 1000 
Resistivity (Ωµm) 109 103 105 





2.5 2.5 8-12 
 
 
Table 6.2: Materials coefficients of the AlN thin film 
31e (provided by foundry) -(0.5 - 0.75) C/m
2 
Piezoelectric constant ( 31d ) 
(provided by foundry) 
- (1.7 – 1.9) pC/N 








































Table 6.3: Equivalent electrical circuit model parameters of the fabricated resonator 
corresponding to Fig. 5.1 in Chapter 5 using the data shown in Fig. 6.9a 
 
SL  172.6309 µH 
SC  19.2616 fF 
SR  36.728 Ω 




Table 6.4: Equivalent electrical circuit model parameters of the fabricated resonator 
corresponding to Fig. 5.1 in Chapter 5 using the data shown in Fig. 6.10a 
 
SL  177.12935 µH 
SC  8.9506 fF 
SR  71 Ω 






































Fig. 6.1: Proposed fabrication process (a) sputtering AlN piezoelectric film directly on 
SOI wafer, (b) opening areas for bottom electrodes (first lithography), (c) deposition 
and patterning top and bottom electrodes (second lithography), (d) AlN wet etching 
and Bosch DRIE Si in order to define the device structure (third lithography), (e) 
backside etching using Bosch DRIE (fourth and final lithography), (f) resonators are 














































































Fig. 6.2: Microphotographs of the prototype devices (a) circular ring resonator after 
third lithography (5 times zoomed), (b) square shaped ring resonator after third 
lithography (5 times zoomed), (c) final circular ring resonator, and (d) final square 













































































Fig. 6.3: Proposed fabrication process (a) sputtering AlN buffer layer, Molybdenum 
(Mo) and AlN (actual piezoelectric film) stack, (b) sputtering Mo mask layer, (c) 
patterning mask Mo, AlN, Mo, and AlN buffer layer in order to define the device 
structures (first lithography), (d) opening areas for the bottom electrodes (second 
lithography), (e) removing Mo mask layer, (f) deposition and patterning top electrodes 
(third lithography), (g) resonators are released by XeF2 dry etching the Si layer. XeF2 
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Fig. 6.5: Microphotograph of the resonator (a) after second lithography (10X) 
corresponding to Fig. 6.3e. The shiny rectangles are the vias to bottom Mo 
electrode. The gray background is the piezoelectric AlN film, and the dark area is 








Fig. 6.6: PCB layout with the designed grounded CPW having characteristic 
impedance 0Z = 51.69 Ω. Every die contains two fabricated resonators; thus, there are 











Fig. 6.7: Prototype (a) schematic of the set up used to characterize the resonators, (b) 
diced and packaged resonators on PCB with the grounded CPW for testing. Careful 











Fig. 6.8: Fabricated circular ring resonator (a) impedance and (b) phase angle with 
respect to frequency. The impedance is the lowest at the resonant frequency (183 




















Fig. 6.9: Fabricated square shaped ring resonator (a) impedance and (b) phase angle 
with respect to frequency. The impedance is the lowest at the resonant frequency (193 



































Fig. 6.11: Fabricated resonator with different dimensions (a) experimental 







Fig. 6.12: Experimental characteristics of the fabricated resonator with dimensions;












 CHAPTER 7 
 
FEASIBILITY ANALYSIS OF USING MEMS  
RESONATOR IN SERIES RESONANT  
CONVERTER  
 
The feasibility of the application of MEMS piezoelectric resonator on Si described in 
Chapters 6 and 7 in an AC-output series resonant converter is performed through zero-
voltage switching (ZVS) analysis using a state space model in this chapter. To the 
knowledge of the authors, a ZVS model for thin film devices has not yet been reported in 
the literature. With the equivalent electrical model of the resonator known, this analysis 
can be used as a guide to design MEMS resonator based series resonant converters. An 
analysis of the efficiency of the device in the same converter is performed as well.   
Similar to piezoelectric transformers (PT), the topologies that are most suitable for 
use with the microresonators are push-pull, half-bridge, and class –E. Among these, the 
half-bridge topology is the most widely used driver for PTs. Earlier designs of PT-based 
power converters used additional series inductors to achieve soft-switching [1]–[5].  In 
doing so, the advantages of using PT were lost. However, with careful design, it is 
possible to remove inductors completely from the converter [6]–[12]. The same technique 
can be applied for microresonators as well. 
124 
7.1 Inductorless ZVS Condition of MEMS Resonator Based  
Converter 
The most basic half-bridge series resonant converter is considered here because of its 
simple architecture. Half-bridge AC output series resonant converters incorporating a 
MEMS resonator is shown in Fig. 7.1a. Replacing the device with the equivalent 
electrical model gives the circuit shown in Fig. 7.1b. This circuit is very similar to a 
conventional LC series resonant converter; however, it has an additional capacitor PC  in 
parallel with the series L-C tank. A very small capacitor OC  (in the range of a few pF) is 
added at the output to cancel high-frequency components. The output capacitance of the 
FET devices TC  (also in the range of a few pF) is added to the analysis.   
In order to simplify the analysis, the parallel-connected load resistor OR  and capacitor 
OC can be transformed to series-connected equivalents as shown in Fig. 7.2 for a given 
frequency f. 
 














                                      
(7.1) 









                                         
(7.2) 
 
where f 2 . 
The conventional series resonant converter operates at a frequency slightly higher 
than the resonant frequency to achieve soft-switching or ZVS, and this frequency is 




and the tank current zero crossing, i.e., the phase angle at which the tank is operated) 
requirement between the switching of the half-bridge switches to charge/discharge TC  
can be achieved very easily for low-frequency (<1 MHz) operation. The resonant 
frequencies of the fabricated microresonators presented here are greater than 50 MHz. 
Moreover, there is an extra capacitor PC  associated with the resonators. These factors 
make inductorless ZVS with a microresonator quite challenging. Without ZVS, the power 
dissipation that occurs in the FETs is larger with resonators compared to their discrete 
components’ counterparts due to PC  and the high operating frequency.  
The basic requirement for ZVS—the voltage across the capacitor TC is equal to the 
DC bus voltage (or clamped by the high side body diode forward voltage to just above 
the DC bus voltage) when the high-side FET is turned on and equal to 0 V (or clamped 
by the low-side body diode forward voltage to just below 0 V) when the low-side FET is 
turned on [9], [10], [13].  
The ZVS analysis presented here is based on the circuit of Fig. 7.1b and 7.2. The six 
different stages of Fig. 7.2 during any switching period are shown schematically in Fig. 
7.3a–f. The sequence begins with the high-side FET (S1) being turned OFF. The 
corresponding waveforms associated with every stage are shown in Fig. 7.4. This is the 
case when ZVS is achieved quite easily in the dead time, as indicated by the diode 
conduction. If the dead time is such that the ZVS is only just achieved, the diodes’ 
conducting stages are absent (stage 2 and stage 5), and the stage sequence is 1-3-4-6. For 
this case, stage 3 begins as soon as the voltage across TC  is approximately equal to 0 V 
as depicted in Fig. 7.5. 1-3-4-6 is the sequence when ZVS is not achieved also; however, 





In order to minimize dead time/circulating current, it is desirable to set the operation 
of the converter such that the converter is just below, or just on the point of achieving 
ZVS. Therefore, an analysis of stage sequence 1-3-4-6 is performed. Assuming equal on 
time for the low- and high-side FETs permits to analyze stages 1 and 3 only. Therefore, 
the voltage across TC  at the end of dead time (which is equal for both of the FETs also) 
can be obtained numerically, and this voltage depends on the resonator’s equivalent 
circuit parameters, converter switching frequency, load resistance, and dead time.  
Stage 1 begins at 0t and ends at dtt  , where, dt is the dead time (as in Fig. 7.5 
and 7.6). Voltage across capacitors SC , PC , OTC , and TC  are assigned as state variable 
1x , 2x , 4x , 5x , and the current through the inductor is assigned as  3x  (Fig. 7.7a). Then 
from Fig 7.7a: 
 
                                                                   31ˆ xxC                                                        (7.3) 
                                                      2133 ˆ xxxLxR SS                                              (7.4) 
                                                   5442 ˆ xxRCxx OTOT                                           (7.5) 
                                                       432 ˆˆ xCxxC OTP                                                (7.6) 
                                                          45 ˆˆ xCxC OTT                                                   (7.7) 
 





























































































































                                                                XAX 1
ˆ                                                   (7.9) 
 
The solution to the state equation is given by 
 
                                                        )0()(
1 XetX
tA                                              (7.10) 
 
where )0()( XtX  at 0t . 
For, dtt  , 
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tA ,can be obtained using MATLAB, and we 
define 
 






















A                                    (7.13) 
 
Stage 3 begins at dtt  and ends at 
2
T




 , sf being the switching 
frequency (Fig. 7.5 and Fig. 7.6). The same state variables and state equation of stage 1 





































































































                                                           XAX 2
ˆ                                                      (7.15)                                                                                                                                                 
 
The solution to the state equation is given by 
 




tXetX                                                 (7.16) 
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As the voltage across TC  at 0t is DV , therefore, DVx )0(5 . Using (7.12) and (7.13), 
from (7.18), 
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Since the dead/off times and on times of the FETs are equal, the initial condition of stage 
1 is related to the final condition of stage 3 by the following: 
 












( 11                                   (7.20) 


































( 44                                  (7.23)                            
 
Therefore, the initial conditions )0(1x , )0(2x , )0(3x and )0(4x can be found using (7.20)–
(7.23): 
 




































































































































































































obtained using MATLAB. 
Therefore, the value of voltage across TC at the end of dead time can be found from 
 
               Dd Vkxkxkxkxktx 554543532521515 )0()0()0()0()(                     (7.25) 
 
This ZVS model can be used as a design guide while using piezoelectric MEMS 
resonators in a resonant converter. None of the existing ZVS analysis is suitable for the 




presented is different from the traditional equivalent circuit model of a PT. A PT is a 2-
port four terminal device [9]–[12], [13] similar to transformers. The existing ZVS 
analyses in the literature are based on this model of the PT as shown in Fig. 7.8. 
However, resonators are 1-port two terminal devices as indicated in Fig. 7.9a, which is 
similar to passive components such as capacitors, resistors, and so on.   
The half-bridge AC output series resonant topology incorporating the model of the PT 
with transformed load is shown in Fig. 7.8. This circuit can be simplified to the circuit 
shown in Fig. 7.9b [13], which has only three state variables. The time domain analysis 
of this circuit results in homogeneous second-order differential equations, which can be 
analytically solved to obtain the ZVS conditions [13]. There is an extra capacitor PC in 
the electrical model of the resonator, and these results in five state variables in the half-
bridge AC output series resonant topology as shown in Fig. 7.9a. The ZVS model based 
on Fig. 7.9b having three state variables is not suitable for the converter incorporating the 
presented resonator. Therefore, it was necessary to propose a ZVS model based on the 
equivalent electrical model of the two terminal resonator.  
The time-domain analysis of Fig. 7.9a involves solutions of homogeneous third-order 
differential equations, which is impractical. Therefore, a state space-model of the circuit 
has been used in this paper. In addition, a state space presentation of the converter makes 
the various analyses simpler to implement in MATLAB without deriving complex 
equations. This can be very useful in future designs of the AlN microresonator based 





7.2 Model Verification 
The model described in the previous section has been verified using a bulk 
piezoceramic resonator. It is evident from the analysis that proper dead/off time must be 
set to achieve ZVS, which is in the range of a few nano-seconds (ns) for the fabricated 
device described in Chapter 6. Moreover, existing half-bridge driver ICs do not operate 
beyond 20 MHz. However, piezoceramic material based resonators are commercially 
available with resonant frequencies in the range of hundreds of kHz. For the proposed 
device, the piezoelectric material is deposited using sputtering or chemical vapor 
deposition (CVD).  Fabrication is not mandatory for piezoceramic resonators, as they are 
commercially available.  
In this paper, a resonator from Murata electronics (CSBLA400KECE-B0) has been 
used to validate the performance of the model with available half-bridge drivers. The 
electrical equivalent parameters of this resonator with reference to Fig. 5.1 are given in 
Table 7.1. TI’s high frequency half-bridge driver IC (LM5106) has been used as the 
driver in the prototype. This IC has an adjustable dead time feature, which is an essential 
feature for this experiment. Rohm MOSFETs (RHK005N03) have been used as the half-
bridge switches. The total output capacitance of the FETs was estimated to be 50 pF. Fig. 
7.10 shows the 50 mW prototype of the piezoceramic resonator based AC output half-
bridge series resonant converter.   
In order to verify the model, )(5 dtx  is subtracted from DV  in order to obtain the 
voltage across TC when the high-side FET S1 is turned ON. Normalizing this with 

















Therefore, the ZVS condition is met if 1)( dR tV . )( dR tV with varying load 
resistance is shown in Fig. 7.11 for two different dead time intervals (e.g., 125 ns and 325 
ns).  The switching frequency in Fig. 7.11 is 390.6 kHz. PSIM simulation results and the 
model follow each other very closely in Fig. 7.11. Ideal bidirectional switches are used in 
the PSIM simulations, and this allows )(5 dtx going further below 0 V. Therefore, the 
simulation results and model predictions can be compared with each other. The three 
different scenarios (ZVS condition met easily, ZVS condition just met and ZVS condition 
not met) similar to discussion in the previous section is shown in Fig. 7.12.  
However, there is a discrepancy between experimental and simulation results in Fig. 
7.11. The parasitic capacitance of the PCB contributes to this mismatch. This capacitance 
is on the same order of magnitude of TC and reduces )( dR tV in the experimental results. 
Harmonics introduced by the switching signal excite other vibration modes within the 
resonator. The standard equivalent circuit model considers the fundamental vibration 
mode only. Therefore, these vibration modes also contribute to lower )( dR tV in 
experimental results.  
 
7.3 Efficiency Analysis of MEMS Resonator Based Converter 
In order to perform the efficiency analysis, the circuit of Fig. 7.2 can be further 
simplified for a certain, f , as shown in Fig. 7.13, by transforming the parallel model of 
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(7.28) 
 
The circuit shown in Fig. 7.13 can be used for efficiency analysis of the MEMS 
resonator based converter (excluding losses associated with the FETs). Considering only 
real power, the ratio of OTR to the sum of the series resistance TR and OTR  yields the 
efficiency of the circuit: 
 






                                                
(7.29) 
 
Maximizing OTR  can maximize  . The OR  (Fig. 7.1) that maximizes OTR  can be 
obtained by taking the derivate of (7.1) with respect to OR and equating it to zero:  
 













Substituting max,OR in (7.1), 
 




















                                              
(7.32) 
 
7.4 Performance Analysis of the Fabricated Device in Series  
Resonant Converter 
The parameters of Table 6.3 can be used to evaluate the ZVS operating condition (as 
in section 7.1) of the AC output topology (Fig. 7.1b). For various load resistances and 
frequencies, it is possible to obtain a dead time dt  within the range 4
0
T
td   [10] that 
minimizes )(5 dtx  in (7.25). With this dt , a profile of the inductorless ZVS can be 
obtained for the MEMS resonator presented. 
The parameters of Table 6.3 can be replaced in Fig. 7.1b as shown in Fig. 7.14, and 
the ZVS profile of the fabricated MEMS resonator-based converter can be obtained as 
shown in Fig. 7.15a. The operating frequencies over which inductorless ZVS is possible 
for a certain load can be known from this profile. As it is desirable that the converter is 
just below or just on the point of achieving ZVS (the same assumption was made in 




efficiency of the fabricated device with respect to frequency using the analysis discussed 
in section 7.3. The peak efficiency decreases as the operating frequency increases in Fig. 
7.15b. Therefore, the minimum possible frequency of the ZVS frequency range for a 
certain load should be chosen as the operating frequency, and this will allow for 
achieving higher efficiency. The peak efficiency of Fig. 7.15b corresponds to a 50 mW 
converter. Reducing this power rating, much higher efficiency can be obtained. 
PSIM simulations of Fig. 7.14 for operating frequency and load resistance of 87.32 
MHz and 70 Ω, respectively, have been shown in section IV (Fig. 7.4–7.6) for different 
dead times. 
The low efficiency is mainly due to the large SR of the device. In order to show the 
effect of SR  on the peak efficiency, the same analysis (as discussed in section 7.3) is 
performed on the model of the piezoceramic resonator (from Table 7.1) and shown in 
Fig. 7.16. Similar to the MEMS resonator, the peak efficiency decreases as the frequency 
increases. However, it remains higher than 90% for a wide frequency range (388.4–395 
kHz). However, this commercially available resonator cannot be integrated on Si. 
As mentioned earlier, the piezoelectric transformer (PT) based converter has been 
reported in the literature [7], [9], [14] as lamp ballast or an LED driver. The efficiency of 
these converters has been compared to the estimated efficiency of the presented 
microresonator based converter as depicted in Table 7.2. The size of the PTs used in 
those works is also included in Table 7.2. As the size and volume directly influence the 
motional resistance of the device, the efficiency of the microresonator based converter is 
low compared to the existing works on PT based converters. 




[17], [18] or copackaged microfabricated air-core/thin magnetic film core inductors [19]-
[21], [22] as well as copackaged inductors on ferrite substrates [23]. These miniature (on-
chip) converters may also be used as power conditioning circuits for implantable devices. 
Table 7.3 presents a comparison of these inductor-based converters with piezoelectric 
resonator-based converters. As observed from Table 7.3, the operating frequency is 
comparable with existing works. The efficiency is comparatively low due to the high 
motional resistance. Please note that the efficiency reported here is the estimated value 
and could be different in the actual implementation. However, the AlN resonator has a 
very high equivalent inductance density and does not require thick piezoelectric or metal 
films as the others, e.g., thick magnetic film for the core or thick copper windings. 
Additionally processing of the proposed resonator can be improved in order to reduce the 
resistance and improve efficiency. Therefore, the reported piezoelectric microresonator 
has clear advantages in terms of size and volume, as seen from Table 7.3. For low-power 
(<50 mW) biomedical applications, where size and volume, reduction can be of utmost 
significant, the presented device becomes a prime candidate. Superior electromagnetic 
interference performance is another feature of the proposed resonator-based converter. In 
addition, this device has the highest equivalent on chip inductance density reported in the 
literature for power conversion applications. 
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Fig. 7.1: Resonator in power conversion (a) half-bridge series resonant converter 
replacing L-C resonant tank with MEMS microresonator on Si. 
 (b) microresonator replaced by the equivalent circuit model. 
 















Fig. 7.3: Operating principles of MEMS resonator-based converter (a) stage 1, (b) 
stage 2, (c) stage 3, (d) stage 4, (e) stage 5, (f) stage 6. 
 


















Fig. 7.4: PSIM simulation results of the MEMS resonator-based converter (Fig. 7.1b) 





Fig. 7.5: PSIM simulation results of the MEMS resonator-based converter (Fig. 7.1b) 






Fig. 7.6: PSIM simulation results of the MEMS resonator-based converter (Fig. 7.1b) 







































Fig. 7.7: State space analysis (a) stage 1 with corresponding state variables, (b) stage 3 
















Fig. 7.8: Half-bridge AC output series resonant topology incorporating a four terminal 
























































































Fig. 7.9: Comparison (a) half-bridge AC output series resonant topology incorporating 
a two terminal piezoelectric resonator with the state variables, (b) simplified circuit of 






Fig. 7.10: Prototype of the 50 mW piezoceramic resonator-based series resonant 
converter for validating the model described in Section 7.1. The largest component is 





Fig. 7.11: )( dR tV vs. load resistance for the piezoceramic resonator-based resonant 
converter for two dead-time intervals (125 ns and 325 ns) with operating frequency of 
































































Fig. 7.12: Experimental waveforms of the piezoceramic resonator-based converter 
shown in Fig. 7.10, (a) ZVS condition met (similar to Fig. 7.4), (b) just on the point of 
achieving ZVS condition (similar to Fig. 7.5), (c) ZVS condition not met (similar to 




























Fig. 7.15: Performance analysis of the fabricated MEMS resonator (a) ZVS profile 
using (Table 6.1). For a certain load resistance the ZVS region is under the red line. 
(b) peak efficiency (analysis from section 7.3) vs. frequency, obtained using the 





































Fig. 7.16: Peak efficiency (analysis from section 7.3) vs. frequency for the 






Table 7.1: Equivalent electrical circuit model parameters of the piezoceramic 
resonator corresponding to Fig. 5.1 
 
SL  6.7041 mH 
SC  25.0462 pF 
SR  6.2 Ω 






Table 7.2: Comparison of the PT-based converters with the microresonator-based 
converter in terms of efficiency and size of the piezoelectric device 
 









[7] [9] [32] [16] 
Efficiency 
(%) 







345 705 314 216 629 0.11 (including 
the surrounding 
etched area)  
Piezoelectric 
height (mm) 
















Table 7.3: Comparison of the presented piezoelectric resonator-based converter with recently reported microinductor based 
converters 










































13 22.5 21 11 184 1.5x10
6 
Efficiency (%) 74.5 58 45 52 78.5 87 90 ~50 (estimeated) 






















Contour-mode piezoelectric MEMS resonators on Si with suitable characteristics 
(moderately low frequency and motional resistance) for implementation in a low-power 
converter in order to power autonomous microsystems have been described in this work. 
The acoustic coupling property of these devices makes them suitable for biomedical 
applications, and this dissertation has presented the detail processing steps to fabricate 
this contour mode device that has unique applications in power electronics. The 
feasibility of utilizing these devices in a series resonant converter has been performed 
through efficiency and ZVS analysis. The efficiency of the initial fabricated devices is 
reasonable, but could be improved by optimizing different geometries and dimensions of 
such MEMS resonators. 
Presently, half-bridge gate driver ICs do not operate at frequencies beyond 20 MHz, 
much lower than the resonant frequency (87.28 MHz) of the MEMS resonator presented. 
As the research is in its very early stages, the ZVS model is verified experimentally using 
a non-MEMS piezoceramic resonator with similar characteristics to the presented MEMS 
resonator. As a future extension of the research, a CMOS IC incorporating series resonant 
converter featuring a high frequency half-bridge gate driver with a flip chip bonded 




The initial chapters of the dissertation discuss the feasibility of PV-powered 
autonomous microsystems by embedding the power converters on the same die of a PV 
cell. A CMOS compatible process has been described to integrate capacitors, MOS 
switches, resistors, and diodes with the PV cell. The process has been implemented and 
the devices have been characterized.  
A study was performed to investigate the effect of light exposure on the surface 
electronics, and it capitalizes the embedded fabrication process to be used with the PV 
power system. The threshold voltage of the switches remains the same with dark and with 
light exposure, whereas the breakdown voltage was slightly decreased.  In addition, the 
conductivity of the switches increased slightly due to extra carriers generated by the 
incident light.  
The initial chapters of the dissertation mainly focus on the fabrication process to 
accommodate the PV cells and power converter modules on the same substrate.  The 
most suitable circuit topology and necessary control schemes will be identified through 
this research in future. 
   
 
